Electronic Components Datasheet Search
  English  ▼

X  

HC210 Datasheet(PDF) 37 Page - Altera Corporation

Part # HC210
Description  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210 Datasheet(HTML) 37 Page - Altera Corporation

Back Button HC210 Datasheet HTML 33Page - Altera Corporation HC210 Datasheet HTML 34Page - Altera Corporation HC210 Datasheet HTML 35Page - Altera Corporation HC210 Datasheet HTML 36Page - Altera Corporation HC210 Datasheet HTML 37Page - Altera Corporation HC210 Datasheet HTML 38Page - Altera Corporation HC210 Datasheet HTML 39Page - Altera Corporation HC210 Datasheet HTML 40Page - Altera Corporation HC210 Datasheet HTML 41Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 228 page
background image
Altera Corporation
3–1
September 2008
Preliminary
3. Boundary-Scan Support
IEEE Std. 1149.1
(JTAG)
Boundary-Scan
Support
All HardCopy® II structured ASICs provide Joint Test Action Group
(JTAG) boundary-scan test (BST) circuitry that complies with the IEEE
Std. 1149.1-1990 specification. The BST architecture offers the capability
to efficiently test components on printed circuit boards (PCBs) with tight
lead spacing by testing pin connections, without using physical test
probes, and capturing functional data while a device is in normal
operation. Boundary-scan cells in a device can force signals onto pins, or
capture data from pin or core logic signals. Forced test data is serially
shifted into the boundary-scan cells. Captured data is serially shifted out
and externally compared to expected results.
A device using the JTAG interface uses four required pins,
TDI, TDO, TMS,
and
TCK, and one optional pin, TRST. The TCK pin has an internal weak
pull-down resistor, while the
TDI, TMS, and TRST pins have weak
internal pull-up resistors. The
TDO output is powered by VCCIO.
HardCopy II devices support the JTAG instructions shown in Table 3–1.
Table 3–1. HardCopy II JTAG Instructions (Part 1 of 2)
JTAG Instruction
Instruction Code
Description
SAMPLE/PRELOAD
00 0000 0101
Allows a snapshot of signals at the
device pins to be captured and
examined during normal device
operation, and permits an initial data
pattern to be output at the device
pins.
EXTEST (1)
00 0000 1111
Allows the external circuitry and
board-level interconnects to be
tested by forcing a test pattern at the
output pins and capturing test results
at the input pins.
BYPASS
11 1111 1111
Places the 1-bit
BYPASS register
between the
TDI and TDO pins,
which allows the BST data to pass
synchronously through selected
devices to adjacent devices during
normal device operation.
H51017-2.4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com