Electronic Components Datasheet Search
  English  ▼

X  

HC210 Datasheet(PDF) 34 Page - Altera Corporation

Part # HC210
Description  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210 Datasheet(HTML) 34 Page - Altera Corporation

Back Button HC210 Datasheet HTML 30Page - Altera Corporation HC210 Datasheet HTML 31Page - Altera Corporation HC210 Datasheet HTML 32Page - Altera Corporation HC210 Datasheet HTML 33Page - Altera Corporation HC210 Datasheet HTML 34Page - Altera Corporation HC210 Datasheet HTML 35Page - Altera Corporation HC210 Datasheet HTML 36Page - Altera Corporation HC210 Datasheet HTML 37Page - Altera Corporation HC210 Datasheet HTML 38Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 228 page
background image
2–26
Altera Corporation
Preliminary
September 2008
HardCopy Series Handbook, Volume 1
The SERDES and DPA circuitry and functionality is the same in
HardCopy II devices as in Stratix II FPGAs. HardCopy II devices support
differential I/O standards at rates up to 1 Gbps when using DPA, and at
rates up to 840 Mbps when not using DPA. Table 2–13 provides the
number of differential channels per HardCopy II device.
HardCopy II high-speed IOEs, which are on the left and/or right sides of
the device, support fewer programmable drive strengths than Stratix II
side IOEs. The programmable drive strengths available vary depending
on the I/O standard being used. The options are listed in Table 2–14.
High-speed IOEs support non-calibrated on-chip series termination and
differential termination on the receiver channels. 50- and 25-
Ω on-chip
series termination is available for 3.3- or 2.5-V I/O standards. 50-
Ω
on-chip series termination is available for 1.8- and 1.5-V I/O standards
(pending characterization).
Table 2–13. Number of Differential Channels in HardCopy II Devices
Notes (1), (2)
Channel
HC210W
HC210
HC220
HC230
HC240
484-Pin
FineLine
BGA (Wire-
Bond)
484-Pin
FineLine
BGA
672-Pin
FineLine
BGA
780-Pin
FineLine
BGA
1,020-Pin
FineLine
BGA
1,020-Pin
FineLine
BGA
1,508-Pin
FineLine
BGA
Transmitter
channels
13
19
29
29
44
88
116
Receiver
channels
17
21
31
31
46
92
116
Notes to Table 2–13:
(1)
The pin count does not include dedicated PLL input and output pins.
(2)
The total number of receiver channels includes the non-dedicated clock channels that can optionally be used as
data channels.
Table 2–14. Programmable Drive Strength Support for High-Speed IOEs
I/O Standard
Programmable Drive Strength Options (mA)
3.3-V LVTTL
4, 8, 12
3.3-V LVCMOS
4, 8
2.5-V LVTTL/LVCMOS
4, 8, 12
1.8-V LVTTL/LVCMOS
2, 4, 6, 8
1.5-V LVCMOS
2, 4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com