| Electronic Components Datasheet Search |
|
HC210 Datasheet(PDF) 78 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
HC210 Datasheet(HTML) 78 Page - Altera Corporation |
|
78 / 228 page ![]() 4–36 Altera Corporation September 2008 HardCopy Series Handbook, Volume 1 Table 4–40 shows the high-speed I/O timing specifications for HC210W F484 WireBond devices. W PLL multiplication factor tRISE Low-to-high transmission time. tFALL High-to-low transmission time. Timing unit interval (TUI) The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = 1/(Receiver Input Clock Frequency × Multiplication Factor) = tC/w). fHSDR Maximum/minimum LVDS data transfer rate (fHSDR = 1/TUI), non-DPA. fHSDRDPA Maximum/minimum LVDS data transfer rate (fHSDRDPA = 1/TUI), DPA. Channel-to-channel skew (TCCS) The timing difference between the fastest and slowest output edges, including tCO variation and clock skew. The clock is included in the TCCS measurement. Sampling window (SW) The period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window. Input jitter (peak-to-peak) Peak-to-peak input jitter on highspeed PLLs. Output jitter (peak-to-peak) Peak-to-peak output jitter on highspeed PLLs. tDUTY Duty cycle on highspeed transmitter output clock. tLOCK Lock time for highspeed transmitter and receiver PLLs. Table 4–39. HighSpeed Timing Specifications and Definitions (Part 2 of 2) HighSpeed Timing Specifications Definitions Table 4–40. HardCopy II High-Speed I/O Specifications for HC210W Device Notes (1), (2) (Part 1 of 2) Symbol Conditions Min Typ Max Unit fHSCLK (clock frequency) fHSCLK = fHSDR / W W = 2 to 32 (LVDS, HyperTransport technology) (3) 16 — 320 MHz W = 1 (SERDES bypass, LVDS only) 16 — 320 MHz W = 1 (SERDES used, LVDS only) 150 — 320 MHz fHSDR (data rate) J = 4 to 10 (LVDS, HyperTransport technology) 150 — 640 Mbps J = 2 (LVDS, HyperTransport technology) (4) — 640 Mbps J = 1 t(LVDS only) (4) — 320 Mbps fHSDRDPA (DPA data rate) J = 4 to 10 (LVDS, HyperTransport technology) 150 — 640 Mbps TCCS All differential standards — — 240 ps SW All differential standards 400 — — ps Output jitter — — — (5) ps |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |