 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
82G33 Datasheet(PDF) 253 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82G33 Datasheet(HTML) 253 Page - Intel Corporation |
|
|
253 / 437 page  Integrated Graphics Device Registers (D2:F0,F1) (Intel® 82Q35, 82Q33, 82G33 GMCH Only) Datasheet 253 8.1.18 MINGNT—Minimum Grant B/D/F/Type: 0/2/0/PCI Address Offset: 3Eh Default Value: 00h Access: RO Size: 8 bits Bit Access & Default Description 7:0 RO 00h Minimum Grant Value (MGV): The IGD does not burst as a PCI compliant master. 8.1.19 MAXLAT—Maximum Latency B/D/F/Type: 0/2/0/PCI Address Offset: 3Fh Default Value: 00h Access: RO Size: 8 bits Bit Access & Default Description 7:0 RO 00h Maximum Latency Value (MLV): The IGD has no specific requirements for how often it needs to access the PCI bus. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
