Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 249 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 249 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 245Page - Intel Corporation 82G33 Datasheet HTML 246Page - Intel Corporation 82G33 Datasheet HTML 247Page - Intel Corporation 82G33 Datasheet HTML 248Page - Intel Corporation 82G33 Datasheet HTML 249Page - Intel Corporation 82G33 Datasheet HTML 250Page - Intel Corporation 82G33 Datasheet HTML 251Page - Intel Corporation 82G33 Datasheet HTML 252Page - Intel Corporation 82G33 Datasheet HTML 253Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 249 / 437 page
background image
Integrated Graphics Device Registers (D2:F0,F1)
(Intel® 82Q35, 82Q33, 82G33 GMCH Only)
Datasheet
249
8.1.9
HDR2—Header Type
B/D/F/Type:
0/2/0/PCI
Address Offset:
0Eh
Default Value:
80h
Access:
RO
Size:
8 bits
This register contains the Header Type of the IGD.
Bit
Access &
Default
Description
7
RO
1b
Multi Function Status (MFUNC): Indicates if the device is a Multi-
Function Device. The Value of this register is determined by Device
#0, offset 54h, DEVEN[4]. If Device 0 DEVEN[4] is set, the MFUNC bit
is also set.
6:0
RO
00h
Header Code (H): This is a 7-bit value that indicates the Header
Code for the IGD. This code has the value 00h, indicating a type 0
configuration space format.
8.1.10
GMADR—Graphics Memory Range Address
B/D/F/Type:
0/2/0/PCI
Address Offset:
18–1Bh
Default Value:
00000008h
Access:
RW, RO, RW/L
Size:
32 bits
IGD graphics memory base address is specified in this register.
Bit
Access &
Default
Description
31:29
RW
000b
Memory Base Address (MBA): Set by the OS, these bits correspond
to address signals 31:29.
28
RW/L
0b
512MB Address Mask (512ADMSK): This Bit is either part of the
Memory Base Address (R/W) or part of the Address Mask (RO),
depending on the value of MSAC[1:0]. See MSAC (D2:F0, offset 62h)
for details.
27
RW/L
0b
256 MB Address Mask (256ADMSK): This bit is either part of the
Memory Base Address (R/W) or part of the Address Mask (RO),
depending on the value of MSAC[1:0]. See MSAC (D2:F0, offset 62h)
for details.
26:4
RO
000000h
Address Mask (ADM): Hardwired to 0s to indicate at least 128 MB
address range.
3
RO
1b
Prefetchable Memory (PREFMEM): Hardwired to 1 to enable
prefetching.
2:1
RO
00b
Memory Type (MEMTYP): Hardwired to 0 to indicate 32-bit address.
0
RO
0b
Memory/IO Space (MIOS): Hardwired to 0 to indicate memory
space.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com