Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 250 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 250 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 246Page - Intel Corporation 82G33 Datasheet HTML 247Page - Intel Corporation 82G33 Datasheet HTML 248Page - Intel Corporation 82G33 Datasheet HTML 249Page - Intel Corporation 82G33 Datasheet HTML 250Page - Intel Corporation 82G33 Datasheet HTML 251Page - Intel Corporation 82G33 Datasheet HTML 252Page - Intel Corporation 82G33 Datasheet HTML 253Page - Intel Corporation 82G33 Datasheet HTML 254Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 250 / 437 page
background image
Integrated Graphics Device Registers (D2:F0,F1)
(Intel® 82Q35, 82Q33, 82G33 GMCH Only)
250
Datasheet
8.1.11
IOBAR—I/O Base Address
B/D/F/Type:
0/2/0/PCI
Address Offset:
14–17h
Default Value:
00000001h
Access:
RO, RW
Size:
32 bits
This register provides the Base offset of the I/O registers within Device 2. Bits 15:3
are programmable allowing the I/O Base to be located anywhere in 16 bit I/O Address
Space. Bits 2:1 are fixed and return zero; bit 0 is hardwired to a one indicating that 8
bytes of I/O space are decoded. Access to the 8Bs of I/O space is allowed in PM state
D0 when IO Enable (PCICMD bit 0) set. Access is disallowed in PM states D1–D3 or if
I/O Enable is clear or if Device 2 is turned off or if Internal graphics is disabled thru
the fuse or fuse override mechanisms.
Note that access to this IO BAR is independent of VGA functionality within Device 2.
Also note that this mechanism is available only through function 0 of Device 2 and is
not duplicated in function 1.
If accesses to this IO bar is allowed then the GMCH claims all 8, 16 or 32 bit I/O
cycles from the processor that falls within the 8B claimed.
Bit
Access &
Default
Description
31:16
RO
0000h
Reserved
15:3
RW
0000h
IO Base Address (IOBASE): Set by the OS, these bits correspond
to address signals 15:3.
2:1
RO
00b
Memory Type (MEMTYPE): Hardwired to 0s to indicate 32-bit
address.
0
RO
1b
Memory/IO Space (MIOS): Hardwired to 1 to indicate I/O space.
8.1.12
SVID2—Subsystem Vendor Identification
B/D/F/Type:
0/2/0/PCI
Address Offset:
2C–2Dh
Default Value:
0000h
Access:
RWO
Size:
16 bits
Bit
Access &
Default
Description
15:0
RWO
0000h
Subsystem Vendor ID (SUBVID): This value is used to identify the
vendor of the subsystem. This register should be programmed by BIOS
during boot-up. Once written, this register becomes Read Only. This
register can only be cleared by a Reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com