Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 257 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 257 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 253Page - Intel Corporation 82G33 Datasheet HTML 254Page - Intel Corporation 82G33 Datasheet HTML 255Page - Intel Corporation 82G33 Datasheet HTML 256Page - Intel Corporation 82G33 Datasheet HTML 257Page - Intel Corporation 82G33 Datasheet HTML 258Page - Intel Corporation 82G33 Datasheet HTML 259Page - Intel Corporation 82G33 Datasheet HTML 260Page - Intel Corporation 82G33 Datasheet HTML 261Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 257 / 437 page
background image
Integrated Graphics Device Registers (D2:F0,F1)
(Intel® 82Q35, 82Q33, 82G33 GMCH Only)
Datasheet
257
8.1.22
DEVEN—Device Enable
B/D/F/Type:
0/2/0/PCI
Address Offset:
54–57h
Default Value:
000003DBh
Access:
RO
Size:
32 bits
This register allows for enabling/disabling of PCI devices and functions that are within
the GMCH. The table below the bit definitions describes the behavior of all
combinations of transactions to devices controlled by this register. All the bits in this
register are Intel® TXT Lockable.
Bit
Access &
Default
Description
31:15
RO
00000h
Reserved
14
RO
0b
Chap Enable (D7EN):
0 = Bus 0, Device 7 is disabled and not visible.
1 = Bus 0, Device 7 is enabled and visible. Non-production BIOS code
should provide a setup option to enable Bus 0, Device 7. When
enabled, Bus 0, Device 7 must be initialized in accordance to
standard PCI device initialization procedures.
13:10
RO
0b
Reserved
9
RO
1b
EP Function 3 (D3F3EN):
0 = Bus 0, Device 3, Function 3 is disabled and hidden
1 = Bus 0, Device 3, Function 3 is enabled and visible If Device 3,
Function 0 is disabled and hidden, then Device 3, Function 3 is also
disabled and hidden independent of the state of this bit.
8
RO
1b
EP Function 2 (D3F2EN):
0 = Bus 0, Device 3, Function 2 is disabled and hidden
1 = Bus 0, Device 3, Function 2 is enabled and visible If Device 3,
Function 0 is disabled and hidden, then Device 3, Function 2 is also
disabled and hidden independent of the state of this bit.
7
RO
1b
EP Function 1 (D3F1EN):
0 = Bus 0, Device 3, Function 1 is disabled and hidden
1 = Bus 0, Device 3, Function 1 is enabled and visible. If this GMCH
does not have ME capability (CAPID0[??] = 1), then Device 3,
Function 1 is disabled and hidden independent of the state of this
bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com