| Electronic Components Datasheet Search |
|
82G33 Datasheet(PDF) 317 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82G33 Datasheet(HTML) 317 Page - Intel Corporation |
|
317 / 437 page ![]() Intel® Management Engine (ME) Subsystem Registers (D3:F0,F1,F2,F3) Datasheet 317 Address Offset Register Symbol Register Name Default Value Access D4–D7h MA Message Signaled Interrupt Message Address 00000000h RO, RW D8–DBh MAU Message Signaled Interrupt Message Upper Address 00000000h RO, RW DC–DDh MD Message Signaled Interrupt Message Data 0000h RW 9.3.1 ID—Identification B/D/F/Type: 0/3/2/PCI Address Offset: 00–03h Default Value: 29C68086h Access: RO Size: 32 bits This register combined with the Device Identification register uniquely identifies any PCI device. Bit Access & Default Description 31:16 RO 29C6h Device ID (DID): Assigned by Manufacturer, identifies the type of Device. 15:0 RO 8086h Vendor ID (VID): 16-bit field which indicates the company vendor as Intel. 9.3.2 CMD—Command Register B/D/F/Type: 0/3/2/PCI Address Offset: 04–05h Default Value: 0000h Access: RO, RW Size: 16 bits This register provides basic control over the device's ability to respond to and perform Host system related accesses. Note: Reset: Host System reset or D3->D0 transition of function. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |