| Electronic Components Datasheet Search |
|
82G33 Datasheet(PDF) 320 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82G33 Datasheet(HTML) 320 Page - Intel Corporation |
|
320 / 437 page ![]() Intel® Management Engine (ME) Subsystem Registers (D3:F0,F1,F2,F3) 320 Datasheet 9.3.4 RID—Revision ID B/D/F/Type: 0/3/2/PCI Address Offset: 08h Default Value: 00h Access: RO Size: 8 bits This register specifies a device specific revision. Bit Access & Default Description 7:0 RO 00h Revision ID (RID): Refer to the Intel® 3 Series Express Chipset Family Specification Update for the value of the Revision ID register. 9.3.5 CC—Class Codes B/D/F/Type: 0/3/2/PCI Address Offset: 09–0Bh Default Value: 010185h Access: RO Size: 24 bits This register identifies the basic functionality of the device (i.e., IDE mass storage). Bit Access & Default Description 23:0 RO 010185h Programming Interface BCC SCC (PI BCC SCC): 9.3.6 CLS—Cache Line Size B/D/F/Type: 0/3/2/PCI Address Offset: 0Ch Default Value: 00h Access: RO Size: 8 bits This register defines the system cache line size in DWORD increments. This register is mandatory for master that use the Memory-Write and Invalidate command. Bit Access & Default Description 7:0 RO 00h Cache Line Size (CLS): All writes to system memory are memory writes. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |