Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 345 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 345 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 341Page - Intel Corporation 82G33 Datasheet HTML 342Page - Intel Corporation 82G33 Datasheet HTML 343Page - Intel Corporation 82G33 Datasheet HTML 344Page - Intel Corporation 82G33 Datasheet HTML 345Page - Intel Corporation 82G33 Datasheet HTML 346Page - Intel Corporation 82G33 Datasheet HTML 347Page - Intel Corporation 82G33 Datasheet HTML 348Page - Intel Corporation 82G33 Datasheet HTML 349Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 345 / 437 page
background image
Intel® Management Engine (ME) Subsystem Registers (D3:F0,F1,F2,F3)
Datasheet
345
9.4.19
PMCS—PCI Power Management Control and Status
B/D/F/Type:
0/3/3/PCI
Address Offset:
CC–CFh
Default Value:
00000000h
Access:
RO/V, RO, RW
Size:
32 bits
BIOS Optimal Default
0000h
This register implements the PCI PM Control and Status Register to allow PM state
transitions and Wake up.
Note: Note the NSR bit of this register. All registers (PCI configuration and Device Specific)
marked with D3->D0 transition reset will only do so if this bit reads a 0. If this bit is a
1, the D3->D0 transition will not reset the registers.
Note: Reset: Host System Reset or D3->D0 transition.
Bit
Access &
Default
Description
31:16
RO
0h
Reserved
15
RO
0b
PME Status (PMES): This bit is set when a PME event is to be
requested. Not supported
14:9
RO
00h
Reserved
8
RO
0b
PME Enable (PMEE): Not Supported
7:4
RO
0h
Reserved
3
RO/V
0b
No Soft Reset (NSR):
1 = Indicates that devices transitioning from D3hot to D0 because of
PowerState commands do not perform an internal reset.
Configuration Context is preserved. Upon transition from the
D3hot to the D0 Initialized state, no additional operating system
intervention is required to preserve Configuration Context beyond
writing the PowerState bits.
0 = Devices do perform an internal reset upon transitioning from
D3hot to D0 via software control of the PowerState bits.
Configuration Context is lost when performing the soft reset. Upon
transition from the D3hot to the D0 state, full re-initialization
sequence is needed to return the device to D0 Initialized.
When this bit is 0, device performs internal reset.
When this bit is 1, device does not perform internal reset.
2
RO
0b
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com