| Electronic Components Datasheet Search |
|
82G33 Datasheet(PDF) 349 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82G33 Datasheet(HTML) 349 Page - Intel Corporation |
|
349 / 437 page ![]() Intel® Management Engine (ME) Subsystem Registers (D3:F0,F1,F2,F3) Datasheet 349 9.4.24 MD—Message Signaled Interrupt Message Data B/D/F/Type: 0/3/3/PCI Address Offset: DC–DDh Default Value: 0000h Access: RW Size: 16 bits This 16-bit field is programmed by system software if MSI is enabled. Note: Reset: Host system Reset or D3->D0 transition. Bit Access & Default Description 15:0 RW 0000h Data (DATA): This MSI data is driven onto the lower word of the data bus of the MSI memory write transaction. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |