Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 378 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 378 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 374Page - Intel Corporation 82G33 Datasheet HTML 375Page - Intel Corporation 82G33 Datasheet HTML 376Page - Intel Corporation 82G33 Datasheet HTML 377Page - Intel Corporation 82G33 Datasheet HTML 378Page - Intel Corporation 82G33 Datasheet HTML 379Page - Intel Corporation 82G33 Datasheet HTML 380Page - Intel Corporation 82G33 Datasheet HTML 381Page - Intel Corporation 82G33 Datasheet HTML 382Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 378 / 437 page
background image
Electrical Characteristics
378
Datasheet
11.3
Signal Groups
The signal description includes the type of buffer used for the particular signal.
PCI Express* /
Intel® sDVO
PCI Express interface signals. These signals are compatible with PCI
Express 1.1 Signaling Environment AC Specifications and are AC coupled.
The buffers are not 3.3 V tolerant. Differential voltage spec =
(|D+ – D-|) * 2 = 1.2 Vmax. Single-ended maximum = 1.25 V. Single-
ended minimum = 0 V.
DMI
Direct Media Interface signals. These signals are compatible with PCI
Express 1.0 Signaling Environment AC Specifications, but are DC coupled.
The buffers are not 3.3 V tolerant. Differential voltage spec = (|D+ - D-|)
* 2 = 1.2Vmax. Single-ended maximum = 1.25 V. Single-ended minimum
= 0 V.
GTL+
Open Drain GTL+ interface signal. Refer to the GTL+ I/O Specification for
complete details.
HCSL
Host Clock Signal Level buffers. Current mode differential pair. Differential
typical swing = (|D+ – D-|) * 2 = 1.4 V. Single ended input tolerant from
-0.35 V to 1.2 V. Typical crossing voltage 0.35 V.
SSTL-1.8
Stub Series Termination Logic. These are 1.8 V output capable buffers.
1.8 V tolerant.
SSTL-1.5
Stub Series Termination Logic. These are 1.5 V output capable buffers.
1.5 V tolerant.
CMOS
CMOS buffers
Analog
Analog reference or output. May be used as a threshold voltage or for
buffer compensation.
Table 11-4. Signal Groups
Signal Type
Signals
Notes
Host Interface Signal Groups
GTL+ Input/Outputs
FSB_ADSB, FSB_BNRB, FSB_DBSYB, FSB_DINVB_3:0,
FSB_DRDYB, FSB_AB_35:3, FSB_ADSTBB_1:0,
FSB_DB_63:0, FSB_DSTBPB_3:0, FSB_DSTBNB_3:0,
FSB_HITB, FSB_HITMB, FSB_REQB_4:0
GTL+ Common Clock
Outputs
FSB_BPRIB, FSB_BREQ0B, FSB_CPURSTB,
FSB_DEFERB, FSB_TRDYB, FSB_RSB_2:0
Analog Host I/F Ref &
Comp. Signals
FSB_RCOMP, FSB_SCOMP, FSB_SCOMPB,
FSB_SWING, FSB_DVREF, FSB_ACCVREF
GTL+ Input
FSB_LOCKB, BSEL2:0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com