Electronic Components Datasheet Search
  English  ▼

X  

W97AH6KB Datasheet(PDF) 75 Page - Winbond

Part # W97AH6KB
Description  Four-bit prefetch DDR architecture
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W97AH6KB Datasheet(HTML) 75 Page - Winbond

Back Button W97AH6KB Datasheet HTML 71Page - Winbond W97AH6KB Datasheet HTML 72Page - Winbond W97AH6KB Datasheet HTML 73Page - Winbond W97AH6KB Datasheet HTML 74Page - Winbond W97AH6KB Datasheet HTML 75Page - Winbond W97AH6KB Datasheet HTML 76Page - Winbond W97AH6KB Datasheet HTML 77Page - Winbond W97AH6KB Datasheet HTML 78Page - Winbond W97AH6KB Datasheet HTML 79Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 127 page
background image
W97AH6KB / W97AH2KB
Publication Release Date: May 15, 2014
Revision: A01-001
- 75 -
7.5.3
Current State Bank n - Command to Bank n Truth Table
Current
State
Command
Operation
Next State
Notes
Any
NOP
Continue previous operation
Current State
Idle
ACTIVATE
Select and activate row
Active
Refresh (Per Bank)
Begin to refresh
Refreshing(Per Bank)
6
Refresh (All Bank)
Begin to refresh
Refreshing(All Bank)
7
MRW
Load value to Mode Register
MR Writing
7
MRR
Read value from Mode Register
Idle MR Reading
Reset
Begin Device Auto-Initialization
Resetting
7, 8
Precharge
Deactivate row in bank or banks
Precharging
9, 15
Row Active
Read
Select column, and start read burst
Reading
Write
Select column, and start write burst
Writing
MRR
Read value from Mode Register
Active MR Reading
Precharge
Deactivate row in bank or banks
Precharging
9
Reading
Read
Select column, and start new read burst
Reading
10, 11
Write
Select column, and start write burst
Writing
10, 11, 12
BST
Read burst terminate
Active
13
Writing
Write
Select column, and start new write burst
Writing
10, 11
Read
Select column, and start read burst
Reading
10, 11, 14
BST
Write burst terminate
Active
13
Power On
Reset
Begin Device Auto-Initialization
Resetting
7, 9
Resetting
MRR
Read value from Mode Register
Resetting MR Reading
Notes:
1.
The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Power Down.
2.
All states and sequences not shown are illegal or reserved.
3.
Current State Definitions:
Idle: The bank or banks have been precharged, and tRP has been met.
Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accessesare in progress.
Reading: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
Writing: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
4.
The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other
bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current
state and 7.5.3
“Current State Bank n - Command to Bank n Truth Table”, and according to 7.5.4 “Current State Bank n - Command to
Bank m Truth Table
”.
Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle
state.
Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the
‘Active’ state.
Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met.
Once tRP has been met, the bank will be in the idle state.
Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once
tRP is met, the bank will be in the idle state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com