Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PCI9060ES Datasheet(PDF) 108 Page - List of Unclassifed Manufacturers

Part # PCI9060ES
Description  12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

PCI9060ES Datasheet(HTML) 108 Page - List of Unclassifed Manufacturers

Back Button PCI9060ES Datasheet HTML 104Page - List of Unclassifed Manufacturers PCI9060ES Datasheet HTML 105Page - List of Unclassifed Manufacturers PCI9060ES Datasheet HTML 106Page - List of Unclassifed Manufacturers PCI9060ES Datasheet HTML 107Page - List of Unclassifed Manufacturers PCI9060ES Datasheet HTML 108Page - List of Unclassifed Manufacturers PCI9060ES Datasheet HTML 109Page - List of Unclassifed Manufacturers PCI9060ES Datasheet HTML 110Page - List of Unclassifed Manufacturers PCI9060ES Datasheet HTML 111Page - List of Unclassifed Manufacturers PCI9060ES Datasheet HTML 112Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 192 page
background image
SECTION 5
PCI 9080
PIN DESCRIPTION
©PLX Technology, Inc., 1997
Page 99
Version 1.02
Table 5-8. S Bus Mode Interface Pin Description (continued)
S Bus Mode
Symbol
Signal Name
Total
Pins
Pin
Type
Pin
Number
Function
LLOCK#
Bus Lock
1
I
153
Indicates an atomic operation that may require multiple transactions
to complete. Used by the PCI 9080 for direct local access to the PCI
bus.
LRESETo#
Local Bus Reset Out
1
O
TP
8 mA
11
Asserted when the PCI 9080 chip is reset.
Note:
For i960®S processors, this output must be used to drive
the Reset Input of the i960®S processor. This enables PCI 9080 to
determine the phase of the 2x clock processor.
LW/R#
Write/Read
1
I/O
TS
12 mA
137
Asserted low for reads and high for writes.
READYi#
Ready In
1
I
147
When the PCI 9080 is a bus master, READYi# is used to indicate
read data on the bus is valid or a write data transfer is complete.
READYi# is used in conjunction with the PCI 9080 programmable wait
state generator.
READYo#
Ready Out
1
O
DTS
8 mA
148
When a local bus access is made to the PCI 9080, indicates that read
data on the bus is valid or that a write data transfer is complete.
READYo# can be connected to READYi#.
EOT0#
End of Transfer for
DMA Ch 0
1
I
4
Terminates the current DMA Ch 0 transfer.
EOT1#
End of Transfer for
DMA Ch 1
1
I
5
Terminates the current DMA Ch 1 transfer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com