DM504 datasheet(110/211 Pages) TI1

110 / 211 page

110

DM504

SPRS977A – NOVEMBER 2016 – REVISED JANUARY 2017

www.ti.com

Submit Documentation Feedback

Specifications

Table 5-40. Timing Requirements for SPI - Master Mode (continued)

NO.

PARAMETER

DESCRIPTION

MODE

MIN

MAX

UNIT

SM8

td(CS-SPICLK)

Delay time, spi_cs[x] active to spi_sclk first edge (1)

MASTER

_PHA0

(4)

B-4.2 (5)

MASTER

_PHA1

(4)

A-4.2 (6)

SM9

td(SPICLK-CS)

Delay time, spi_sclk last edge to spi_cs[x] inactive (1)

MASTER

_PHA0

(4)

A-4.2 (6)

MASTER

_PHA1

(4)

B-4.2 (5)

(1) This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are used to drive output data and capture

input data.

(2) Related to the SPI_CLK maximum frequency.

(3) P = SPICLK period.

(4) SPI_CLK phase is programmable with the PHA bit of the SPI_CH(i)CONF register.

(5) B = (TCS + 0.5) * TSPICLKREF * Fratio, where TCS is a bit field of the SPI_CH(i)CONF register and Fratio = Even

≥2.

(6) When P = 20.8 ns, A = (TCS + 1) * TSPICLKREF, where TCS is a bit field of the SPI_CH(i)CONF register. When P > 20.8 ns, A = (TCS

+ 0.5) * Fratio * TSPICLKREF, where TCS is a bit field of the SPI_CH(i)CONF register.

(7) The IO timings provided in this section are applicable for all combinations of signals for spi1 and spi2. However, the timings are only

valid for spi3 and spi4 if signals within a single IOSET are used. The IOSETs are defined in the following tables.

DM504 Datasheet(PDF) 110 Page - Texas Instruments

DM504 Datasheet(HTML) 110 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL