Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD9554 Datasheet(PDF) 12 Page - Analog Devices

Part # AD9554
Description  Quad PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9554 Datasheet(HTML) 12 Page - Analog Devices

Back Button AD9554 Datasheet HTML 8Page - Analog Devices AD9554 Datasheet HTML 9Page - Analog Devices AD9554 Datasheet HTML 10Page - Analog Devices AD9554 Datasheet HTML 11Page - Analog Devices AD9554 Datasheet HTML 12Page - Analog Devices AD9554 Datasheet HTML 13Page - Analog Devices AD9554 Datasheet HTML 14Page - Analog Devices AD9554 Datasheet HTML 15Page - Analog Devices AD9554 Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 116 page
background image
AD9554
Data Sheet
Rev. D | Page 12 of 116
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
ANALOG PLL2 (APLL_2)
VCO Frequency Range
4842
5650
MHz
Phase Frequency Detector (PFD)
Input Frequency Range
320
350
MHz
The AD9554 evaluation software finds the optimal value
for this setting based on user input.
Loop Bandwidth
240
kHz
Phase Margin
68
Degrees
ANALOG PLL3 (APLL_3)
VCO Frequency Range
4040
4748
MHz
Phase Frequency Detector (PFD)
Input Frequency Range
320
350
MHz
The AD9554 evaluation software finds the optimal value
for this setting based on user input.
Loop Bandwidth
240
kHz
Phase Margin
68
Degrees
DIGITAL PLL LOCK DETECTION
Table 12.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
PHASE LOCK DETECTOR
Threshold Programming Range
10
224 − 1
ps
Reference-to-feedback phase difference
Threshold Resolution
1
ps
FREQUENCY LOCK DETECTOR
Threshold Programming Range
10
224 − 1
ps
Reference-to-feedback period difference
Threshold Resolution
1
ps
HOLDOVER SPECIFICATIONS
Table 13.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
HOLDOVER SPECIFICATIONS
Initial Frequency Accuracy
<0.01
ppm
Excludes frequency drift of SYSCLK source; excludes
frequency drift of input reference prior to entering
holdover; compliant with GR-1244 Stratum 3
SERIAL PORT SPECIFICATIONS—SERIAL PORT INTERFACE (SPI) MODE
Table 14.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CS
Valid for VDD_SP = 1.5 V, VDD_SP = 1.8 V, and VDD_SP = 2.5 V
Input Logic 1 Voltage
VDD_SP − 0.4
V
Input Logic 0 Voltage
0.4
V
Input Logic 1 Current
1
μA
Input Logic 0 Current
1
μA
Input Capacitance
3
pF
SCLK
No internal pull-up or pull-down resistor
Input Logic 1 Voltage
VDD_SP − 0.4
V
Input Logic 0 Voltage
0.4
V
Input Logic 1 Current
1
μA
Input Logic 0 Current
1
μA
Input Capacitance
2
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com