| Electronic Components Datasheet Search |
|
AD9554 Datasheet(PDF) 29 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9554 Datasheet(HTML) 29 Page - Analog Devices |
|
29 / 116 page ![]() Data Sheet AD9554 Rev. D | Page 29 of 116 OUTPUT CLOCK DISTRIBUTION SYNCHRONIZATION FOR PLL_x SOFTWARE GENERATED AD9554 RELATED REGISTERS FOR DIFFERENT DPLL CONFIGURATIONS WRITE: SYNC REG BIT 2 = 1 WRITE: REGISTER 0x00F = 0x01 WRITE NEW DPLL CONFIGURATION WRITE: REGISTER 0x00F = 0x01 START END CHANNEL 0 1 2 3 SYNC REG 0xA20 0xA40 0xA60 0xA80 DISTRIBUTION SYNCHRONIZATION: DISABLE OUTxA/OUTxB TOGGLING SUBPROCESS: ANALOG PLL_x INITIALIZATION Figure 29. Main Process—Individual DPLL Reconfiguration |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |