Electronic Components Datasheet Search
  English  ▼

X  

AD9554 Datasheet(PDF) 19 Page - Analog Devices

Part # AD9554
Description  Quad PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9554 Datasheet(HTML) 19 Page - Analog Devices

Back Button AD9554 Datasheet HTML 15Page - Analog Devices AD9554 Datasheet HTML 16Page - Analog Devices AD9554 Datasheet HTML 17Page - Analog Devices AD9554 Datasheet HTML 18Page - Analog Devices AD9554 Datasheet HTML 19Page - Analog Devices AD9554 Datasheet HTML 20Page - Analog Devices AD9554 Datasheet HTML 21Page - Analog Devices AD9554 Datasheet HTML 22Page - Analog Devices AD9554 Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 116 page
background image
Data Sheet
AD9554
Rev. D | Page 19 of 116
Pin No.
Mnemonic
Input/
Output
Pin Type
Description
32
LF_1
I/O
Loop filter for
APLL_1
Loop Filter Node for the APLL_1. Connect an external 15 nF capacitor from this
pin to Pin 33 (LDO_1).
33
LDO_1
I
LDO bypass
APLL_1 Loop Filter Voltage Regulator. Connect a 0.22 μF capacitor from this pin
to ground. This pin is also the ac ground reference for the integrated APLL_1
external loop filter.
36
OUT1B
O
HCSL, LVDS-
compatible,
LVPECL-
compatible
PLL1 Output 1B. This HCSL output can be configured as a LVDS- or LVPECL-
compatible output. LVPECL and LVDS levels can be achieved by ac-coupling
and using the Thevenin equivalent termination as described in the
Input/Output Termination Recommendations section.
37
OUT1B
O
HCSL, LVDS-
compatible,
LVPECL-
compatible
PLL1 Complementary Output 1B. Complementary signal to the output
provided on Pin 36 (OUT1B).
39
OUT1A
O
HCSL, LVDS-
compatible,
LVPECL-
compatible
PLL1 Output 1A. This HCSL output can be configured as a LVDS- or LVPECL-
compatible output. LVPECL and LVDS levels can be achieved by ac-coupling
and using the Thevenin equivalent termination as described in the
Input/Output Termination Recommendations section.
40
OUT1A
O
HCSL, LVDS-
compatible,
LVPECL-
compatible
PLL1 Complementary Output 1A. Complementary signal to the output
provided on Pin 39 (OUT1A).
43
REFB
I
Differential
input
Reference B Input. This internally biased input is typically ac-coupled; when
configured in this manner, it can accept any differential signal with single-
ended swing up to the VDD power supply. If dc-coupled, the input can be
LVDS or single-ended CMOS provided that VIH ≤ VDD.
44
REFB
I
Differential
input
Complementary Reference B Input. Complementary signal to the input
provided on Pin 43 (REFB). This pin can be left floating if REFB is a single-ended
input, or if REFB is not used.
47
REFC
I
Differential
input
Complementary Reference C Input. Complementary signal to the input
provided on Pin 48 (REFC). This pin can be left floating if REFC is a single-ended
input, or if REFC is not used.
48
REFC
I
Differential
input
Reference C Input. This internally biased input is typically ac-coupled; when
configured in this manner, it can accept any differential signal with single-
ended swing up to the VDD power supply. If dc-coupled, the input can be
LVDS or single-ended CMOS provided that VIH ≤ VDD.
51
OUT2A
O
HCSL, LVDS-
compatible,
LVPECL-
compatible
PLL2 Complementary Output 2A. Complementary signal to the output
provided on Pin 52 (OUT2A).
52
OUT2A
O
HCSL, LVDS-
compatible,
LVPECL-
compatible
PLL2 Output 2A. This HCSL output can be configured as a LVDS- or LVPECL-
compatible output. LVPECL and LVDS levels can be achieved by ac-coupling
and using the Thevenin equivalent termination as described in the
Input/Output Termination Recommendations section.
54
OUT2B
O
HCSL, LVDS-
compatible,
LVPECL-
compatible
PLL2 Complementary Output 2B. Complementary signal to the output
provided on Pin 55 (OUT2B).
55
OUT2B
O
HCSL, LVDS-
compatible,
LVPECL-
compatible
PLL2 Output 2B. This HCSL output can be configured as a LVDS- or LVPECL-
compatible output. LVPECL and LVDS levels can be achieved by ac-coupling
and using the Thevenin equivalent termination as described in the
Input/Output Termination Recommendations section.
58
LDO_2
I
LDO bypass
APLL_2 Loop Filter Voltage Regulator. Connect a 0.22 μF capacitor from this pin
to ground. This pin is also the ac ground reference for the integrated APLL_2
external loop filter.
59
LF_2
I/O
Loop filter for
APLL_2
Loop Filter Node for the APLL_2. Connect an external 15 nF capacitor from this
pin to Pin 58 (LDO_2).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com