TMS320F datasheet(360/389 Pages) TI

360 / 389 page

Emulation Design Considerations

C-25

Design Considerations for Using the XDS510 Emulator

Figure C–15. TBC Emulation Connections for n JTAG Scan Paths

JTAG 0

JTAG n

TDI

EMU1

TMS

TDO

EMU0

TRST

TCK

TDO

TCK

TRST

EMU1

EMU0

TMS

TDI

Clock

TDI1

TDI0

TCKO

TMS5/EVNT3

TMS4/EVNT2

TMS3/EVNT1

TMS2/EVNT0

TMS1

TMS0

TDO

TCKI

VCC

TBC

In the system design shown in Figure C–15, the TBC emulation signals TCKI,

TDO, TMS0, TMS2/EVNT0, TMS3/EVNT1, TMS5/EVNT3, TCKO, and TDI0

are used, and TMS1, TMS4/EVNT2, and TDI1 are not connected. The target

devices’ EMU0 and EMU1 signals are connected to VCC through pullup resis-

tors and tied to the TBC’s TMS2/EVNT0 and TMS3/EVNT1 pins, respectively.

The TBC’s TCKI pin is connected to a clock generator. The TCK signal for the

main JTAG scan path is driven by the TBC’s TCKO pin.

On the TBC, the TMS0 pin drives the TMS pins on each device on the main

JTAG scan path. TDO on the TBC connects to TDI on the first device on the

main JTAG scan path. TDI0 on the TBC is connected to the TDO signal of the

last device on the main JTAG scan path. Within the main JTAG scan path, the

TDI signal of a device is connected to the TDO signal of the device before it.

TRST for the devices can be generated either by inverting the TBC’s

TMS5/EVNT3 signal for software control or by logic on the board itself.

TMS320F Datasheet(PDF) 360 Page - Texas Instruments

TMS320F Datasheet(HTML) 360 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL