Electronic Components Datasheet Search
  English  ▼

X  

TMS320F Datasheet(PDF) 170 Page - Texas Instruments

Part # TMS320F
Description  CPU and Instruction Set
PDF  389 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320F Datasheet(HTML) 170 Page - Texas Instruments

Back Button TMS320F Datasheet HTML 166Page - Texas Instruments TMS320F Datasheet HTML 167Page - Texas Instruments TMS320F Datasheet HTML 168Page - Texas Instruments TMS320F Datasheet HTML 169Page - Texas Instruments TMS320F Datasheet HTML 170Page - Texas Instruments TMS320F Datasheet HTML 171Page - Texas Instruments TMS320F Datasheet HTML 172Page - Texas Instruments TMS320F Datasheet HTML 173Page - Texas Instruments TMS320F Datasheet HTML 174Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 389 page
background image
INTR
Software Interrupt
7-70
Syntax
INTR
K
Operands
K:
Value from 0 to 31 that indicates the interrupt vector location
to branch to
Opcode
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
K
1
1
0
0
1
1
1
1
1
0
1
Execution
(PC) + 1
→ stack
corresponding interrupt vector location
→ PC
Status Bits
Affects
INTM
This instruction is not affected by INTM.
Description
The processor has locations for 32 interrupt vectors; each location is repre-
sented by a value K from 0 to 31. The INTR instruction is a software interrupt
that transfers program control to the program-memory address specified by
K. The vector at that address then leads to the corresponding interrupt service
routine. Thus, the instruction allows any one of the interrupt service routines
to be executed from your software. For a list of interrupts and their correspond-
ing K values, see Table 5–5 on page 5-15. During execution of the instruction,
the value PC + 1 (the return address) is pushed onto the stack. Neither the
INTM bit nor the interrupt masks affect the INTR instruction. An INTR for the
external interrupts looks exactly like an external interrupt (an interrupt ac-
knowledge is generated, and maskable interrupts are globally disabled by set-
ting INTM = 1).
Words
1
Cycles for a Single INTR Instruction
ROM
DARAM
SARAM
External
4
4
4
4+3p†
† The processor performs speculative fetching by reading two additional instruction words. If the
PC discontinuity is taken, these two instruction words are discarded.
Example
INTR
3
;PC + 1 is pushed onto the stack.
;Then control is passed to program
;memory location 6h.
Cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com