Electronic Components Datasheet Search
  English  ▼

X  

TMS320F Datasheet(PDF) 167 Page - Texas Instruments

Part # TMS320F
Description  CPU and Instruction Set
PDF  389 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320F Datasheet(HTML) 167 Page - Texas Instruments

Back Button TMS320F Datasheet HTML 163Page - Texas Instruments TMS320F Datasheet HTML 164Page - Texas Instruments TMS320F Datasheet HTML 165Page - Texas Instruments TMS320F Datasheet HTML 166Page - Texas Instruments TMS320F Datasheet HTML 167Page - Texas Instruments TMS320F Datasheet HTML 168Page - Texas Instruments TMS320F Datasheet HTML 169Page - Texas Instruments TMS320F Datasheet HTML 170Page - Texas Instruments TMS320F Datasheet HTML 171Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 167 / 389 page
background image
Idle Until Interrupt
IDLE
7-67
Assembly Language Instructions
Syntax
IDLE
Operands
None
Opcode
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
1
0
0
0
1
0
0
0
1
1
1
1
1
0
1
Execution
Increment PC, then wait for unmasked or nonmaskable hardware interrupt.
Status Bits
Affected by
INTM
Description
The IDLE instruction forces the program being executed to halt until the CPU
receives a request from an unmasked hardware interrupt (external or internal),
NMI, or reset. Execution of the IDLE instruction causes the ’C24x/’C20x to en-
ter a power-down mode. The PC is incremented once before the ’C24x/ ’C20x
enters power down; it is not incremented during the idle state. On-chip periph-
erals remain active; thus, their interrupts are among those that can wake the
processor.
The idle state is exited by an unmasked interrupt even if INTM is 1. (INTM, the
interrupt mode bit of status register ST0, normally disables maskable inter-
rupts when it is set to 1.) When the idle state is exited by an unmasked inter-
rupt, the CPU’s next action, however, depends on INTM:
- If INTM is 0, the program branches to the corresponding interrupt service
routine.
- If INTM is 1, the program continues executing at the instruction following
the IDLE.
NMI and reset are not maskable; therefore, if the idle state is exited by NMI or
reset, the corresponding interrupt service routine will be executed, regardless
of INTM.
Words
1
Cycles for a Single IDLE Instruction
ROM
DARAM
SARAM
External
1
1
1
1+p
Example
IDLE
;The processor idles until a hardware reset,
;a hardware NMI, or an unmasked interrupt
;occurs.
Cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com