Electronic Components Datasheet Search
  English  ▼

X  

4559 Datasheet(PDF) 64 Page - Renesas Technology Corp

Part # 4559
Description  SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

4559 Datasheet(HTML) 64 Page - Renesas Technology Corp

Back Button 4559 Datasheet HTML 60Page - Renesas Technology Corp 4559 Datasheet HTML 61Page - Renesas Technology Corp 4559 Datasheet HTML 62Page - Renesas Technology Corp 4559 Datasheet HTML 63Page - Renesas Technology Corp 4559 Datasheet HTML 64Page - Renesas Technology Corp 4559 Datasheet HTML 65Page - Renesas Technology Corp 4559 Datasheet HTML 66Page - Renesas Technology Corp 4559 Datasheet HTML 67Page - Renesas Technology Corp 4559 Datasheet HTML 68Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 148 page
background image
Rev.1.04
Aug 23, 2007
Page 64 of 146
REJ03B0188-0104
4559 Group
(7) Clock control register MR
Register MR controls system clock and operation mode
(frequency division of system clock). Set the contents of this
register through register A with the TMRA instruction. In
addition, the TAMR instruction can be used to transfer the
contents of register MR to register A.
(8) Clock control register RG
Register RG controls the start/stop of each oscillation circuit. Set
the contents of this register through register A with the TRGA
instruction.
Note 1. R” represents read enabled, and “W” represents write enabled.
Note 2. The stopped clock cannot be selected for system clock.
Note 3. “11” cannot be set to the low-order 2 bits (MR1, MR0) of register MR.
Note 4. The oscillation circuit selected for system clock cannot be stopped.
Table 28 Clock control registers
Clock control register MR
at reset : 11002
at power down : state retained
R/W
TAMR/TMRA
MR3
Operation mode selection bits
MR3 MR2
Operation mode
0
0
Through mode
0
1
Frequency divided by 2 mode
MR2
1
0
Frequency divided by 4 mode
1
1
Frequency divided by 8 mode
MR1
System clock selection bits (Note 2)
MR1 MR0
System clock
0
0
f(RING)
MR0
0
1
f(XIN)
10
f(XCIN)
1
1
Not available (Note 3)
Clock control register RG
at reset : 0002
at power down : state retained
W
TRGA
RG2
Sub-clock (f(XCIN)) control bit (Note 4)
0
Sub-clock (f(XCIN)) oscillation available, ports D6 and D7 not selected
1
Sub-clock (f(XCIN)) oscillation stop, ports D6 and D7 selected
RG1
Main-clock (f(XIN)) control bit (Note 4)
0
Main clock (f(XIN)) oscillation available
1
Main clock (f(XIN)) oscillation stop
RG0
On-chip oscillator (f(RING)) control bit
(Note 4)
0
On-chip oscillator (f(RING)) oscillation available
1
On-chip oscillator (f(RING)) oscillation stop



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com