| Electronic Components Datasheet Search |
|
4559 Datasheet(PDF) 33 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
4559 Datasheet(HTML) 33 Page - Renesas Technology Corp |
|
33 / 148 page ![]() Rev.1.04 Aug 23, 2007 Page 33 of 146 REJ03B0188-0104 4559 Group Fig 34. Timers structure (2) Watchdog reset signal reset signal (Note 2) D T Q R DWDT instruction + WRST instruction Reset signal (Note 3) (Note 1) WRST instruction Watchdog timer (16) 1 - - - - - - - - - - - - - 16 INSTCK S R Q WDF1 S R Q WEF Note 1: Flag WDF1 is cleared to “0” and the next instruction is skipped when the WRST instruction is executed while flag WDF1 = “1”. The WRST instruction is equivalent to the NOP instruction while flag WDF1 = “0”. 2: Flag WEF is cleared to “0” and watchdog timer reset does not occur when the DWDT instruction and WRST instruction are executed continuously. 3: The WEF flag is set to “1” at system reset or RAM back-up mode. Data is set automatically from each reload register when timer underflows (auto-reload function). W42 0 1 W43 Timer LC (4) Reload register RLC (4) (TLCA) (TLCA) Register A Timer 3 interrupt STCK T3F Timer 3 underflow signal (T3UDF) LCD clock 1/2 00 01 10 11 W31, W30 Timer 3 (16) 1 - - 4 - - - - - 13 14 15 16 W33 0 1 W32 XCIN ORCLK |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |