4559 datasheet(76/148 Pages) RENESAS

76 / 148 page

Rev.1.04

Aug 23, 2007

Page 76 of 146

REJ03B0188-0104

4559 Group

Note 1. R” represents read enabled, and “W” represents write enabled.

Note 2. The stopped clock cannot be selected for system clock.

Note 3. “11” cannot be set to the low-order 2 bits (MR1, MR0) of register MR.

Note 4. The oscillation circuit selected for system clock cannot be stopped.

Clock control register MR

at reset : 11002

at power down : state retained

R/W

TAMR/TMRA

MR3

Operation mode selection bits

MR3 MR2

Operation mode

Through mode

Frequency divided by 2 mode

MR2

Frequency divided by 4 mode

Frequency divided by 8 mode

MR1

System clock selection bits (Note 2)

MR1 MR0

System clock

f(RING)

MR0

f(XIN)

f(XCIN)

Not available (Note 3)

Clock control register RG

at reset : 0002

at power down : state retained

TRGA

RG2 Sub-clock (f(XCIN)) control bit (Note 4)

Sub-clock (f(XCIN)) oscillation available, ports D6 and D7 not selected

Sub-clock (f(XCIN)) oscillation stop, ports D6 and D7 selected

RG1 Main-clock (f(XIN)) control bit (Note 4)

Main clock (f(XIN)) oscillation available

Main clock (f(XIN)) oscillation stop

RG0

On-chip oscillator (f(RING)) control bit

(Note 4)

On-chip oscillator (f(RING)) oscillation available

On-chip oscillator (f(RING)) oscillation stop

4559 Datasheet(PDF) 76 Page - Renesas Technology Corp

4559 Datasheet(HTML) 76 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL