Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 202 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 202 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 198Page - PMC-Sierra, Inc PM7346 Datasheet HTML 199Page - PMC-Sierra, Inc PM7346 Datasheet HTML 200Page - PMC-Sierra, Inc PM7346 Datasheet HTML 201Page - PMC-Sierra, Inc PM7346 Datasheet HTML 202Page - PMC-Sierra, Inc PM7346 Datasheet HTML 203Page - PMC-Sierra, Inc PM7346 Datasheet HTML 204Page - PMC-Sierra, Inc PM7346 Datasheet HTML 205Page - PMC-Sierra, Inc PM7346 Datasheet HTML 206Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 202 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 181
Register 043H, 143H, 243H, 343H: E3 TRAN Maintenance and Adaptation
Options
Bit
Type
Function
Default
Bit 7
R/W
FERF/RAI
0
Bit 6
R/W
FEBE
0
Bit 5
R/W
PTYPE[2]
0
Bit 4
R/W
PTYPE[1]
0
Bit 3
R/W
PTYPE[0]
0
Bit 2
R/W
TUMFRM[1]
0
Bit 1
R/W
TUMFRM[0]
0
Bit 0
R/W
TIMEMK
0
TIMEMK:
The TIMEMK bit determines the state of the Timing Marker bit (bit 8 of the
G.832 Maintenance and Adaptation byte). When TIMEMK is set to logic 1,
the Timing Marker bit in the MA byte is set to logic 1. When TIMEMK is set to
logic 0, the Timing Marker bit in the MA byte is set to logic 0.
TUMFRM[1:0]:
The TUMFRM[1:0] bits reflect the value to be inserted in the Tributary Unit
Multiframe bits (bits 6, and 7 of the G.832 Maintenance and Adaptation byte).
These bits are logically ORed with the TUMFRM[1:0] overhead signals from
the TOH input before being inserted in the MA byte.
PTYPE[2:0]:
The PTYPE[2:0] bits reflect the value to be inserted in the Payload Type bits
(bits 3,4,5 of the G.832 Maintenance and Adaptation byte).
FEBE:
The FEBE bit reflects the value to be inserted in the Far End Block Error
indication bit (bit 2 of the G.832 Maintenance and Adaptation byte). The
FEBE bit value is logically ORed with the FEBE indications generated by the
FRMR for any detected BIP-8 errors. When the FEBE bit is logic 1, bit 2 of
the G.832 MA byte is set to logic 1; when the FEBE bit is logic 0, any BIP-8
error indications from the FRMR causes bit 2 of the MA byte to be set to logic
1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com