Electronic Components Datasheet Search
  English  ▼

X  

PM7346 Datasheet(PDF) 199 Page - PMC-Sierra, Inc

Part # PM7346
Description  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 Datasheet(HTML) 199 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 195Page - PMC-Sierra, Inc PM7346 Datasheet HTML 196Page - PMC-Sierra, Inc PM7346 Datasheet HTML 197Page - PMC-Sierra, Inc PM7346 Datasheet HTML 198Page - PMC-Sierra, Inc PM7346 Datasheet HTML 199Page - PMC-Sierra, Inc PM7346 Datasheet HTML 200Page - PMC-Sierra, Inc PM7346 Datasheet HTML 201Page - PMC-Sierra, Inc PM7346 Datasheet HTML 202Page - PMC-Sierra, Inc PM7346 Datasheet HTML 203Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 199 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 178
Register 041H, 141H, 241H, 341H: E3 TRAN Status and Diagnostic Options
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
R/W
PYLD&JUST
0
Bit 5
R/W
CPERR
0
Bit 4
R/W
DFERR
0
Bit 3
R/W
DLCV
0
Bit 2
R/W
Reserved
0
Bit 1
R/W
TAIS
0
Bit 0
R/W
NATUSE
1
NATUSE:
The NATUSE bit determines the default value of the National Use bit inserted
into the G.751 E3 frame overhead. The value of the NATUSE bit is logically
ORed with the bit collected once per frame from the internal HDLC
transmitter (if TNETOP is set to logic 1). When TNETOP is logic 0, the
NATUSE bit controls the value of the National Use bit. When NATUSE is logic
1, the National Use bit (bit 12 in G.751) is forced to logic 1 regardless of the
bit input from the internal HDLC transmitter or the setting of TNETOP. When
NATUSE is logic 0, the National Use bit is set to the value sampled from the
internal HDLC transmitter if TNETOP is logic 0. Otherwise, the National Use
bit will be set to logic 0. If the E3 TRAN is configured for G.832 mode, this bit
is ignored.
TAIS:
The TAIS bit enables AIS signal transmission. When TAIS is logic 1, the all 1’s
AIS signal is transmitted. When TAIS is logic 0, the normal data is
transmitted.
Reserved:
The Reserved bit must be programmed to logic 0 for proper operation.
DLCV:
The DLCV bit selects whether a line code violation is generated for diagnostic
purposes. When DLCV changes from logic 0 to logic 1, single LCV is
generated; in HDB3, the LCV is generated by causing a bipolar violation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com