IMX93CEC datasheet(33/123 Pages) NXP

33 / 123 page

[4] This value is dependent on Operating data rate.

[5] This is the maximum bit rate that defined by supported display types.

4.7 Differential I/O output buffer impedance

The Differential CCM interface is designed to be compatible with TIA/EIA 644-A standard. See, TIA/EIA STANDARD 644-A,

Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits (2001) for details.

4.7.1 DDR I/O output impedance

DDR output driver and ODT impedances are controlled across PVT using ZQ calibration procedure with a 120 ohm ±1% resistor

to ground. Programmable drive strength and ODT impedance targets available in the NXP DDR tool are detailed in the device IBIS

model. Impedance deviation (calibration accuracy) is ±10% (Maximum/Minimum impedance) across PVT.

4.8 System modules timing

This section contains the timing and electrical parameters for the modules in each i.MX 93 processor.

4.8.1 Reset timing parameters

Figure 8 shows the reset timing and Table 30 lists the timing parameters.

POR_B

CC1

(Input)

Figure 8. Reset timing diagram

Table 30. Reset timing parameters

Parameter

Min Max

Unit

CC1

Duration of POR_B to be qualified as valid.

Note: POR_B rise/fall times must be 400 µs or less.

—

RTC_XTALI cycle

4.8.2 WDOG Reset timing parameters

Figure 9 shows the WDOG reset timing and Table 31 lists the timing parameters.

WDOGx_B

CC3

(Output)

Figure 9. WDOGx_B timing diagram

Table 31. WDOG

x_B timing parameters

Parameter

Min

Max

Unit

CC3

Duration of WDOG1_B Assertion

—

RTC_XTALI cycle

Note: RTC_XTALI is approximately 32 kHz. RTC_XTALI cycle is one period or approximately 30 µs.

NXP Semiconductors

IMX93CEC

i.MX 93 Applications Processors Data Sheet for Commercial Products

IMX93CEC

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 7 — 12 February 2026

Document feedback

33 / 123

IMX93CEC Datasheet(PDF) 33 Page - NXP Semiconductors

IMX93CEC Datasheet(HTML) 33 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL