Electronic Components Datasheet Search
  English  ▼

X  

IMX93CEC Datasheet(PDF) 55 Page - NXP Semiconductors

Part # IMX93CEC
Description  i.MX 93 Applications Processors Data Sheet for Commercial Products
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX93CEC Datasheet(HTML) 55 Page - NXP Semiconductors

Back Button IMX93CEC Datasheet HTML 51Page - NXP Semiconductors IMX93CEC Datasheet HTML 52Page - NXP Semiconductors IMX93CEC Datasheet HTML 53Page - NXP Semiconductors IMX93CEC Datasheet HTML 54Page - NXP Semiconductors IMX93CEC Datasheet HTML 55Page - NXP Semiconductors IMX93CEC Datasheet HTML 56Page - NXP Semiconductors IMX93CEC Datasheet HTML 57Page - NXP Semiconductors IMX93CEC Datasheet HTML 58Page - NXP Semiconductors IMX93CEC Datasheet HTML 59Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 123 page
background image
SCK
8-bit output from uSDHC to eMMC
8-bit input from eMMC to uSDHC
SD1
SD8
SD2
SD3
SD4/SD5
SD6
SD7
Figure 26. SDR50/SDR104 timing
Table 59. SDR50/SDR104 interface timing specification (Nominal and Overdrive mode)[1],[2]
ID
Parameter
Symbols
Min
Max
Unit
Card Input Clock
SD1
Clock Frequency Period
tCLK
5
—
ns
SD2
Clock Low Time
tCL
2.2
—
ns
SD3
Clock High Time
tCH
2.2
—
ns
uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR50 (Reference to CLK)
SD4
uSDHC Output Delay
tOD
-3
1
ns
uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR104 (Reference to CLK)
SD5
uSDHC Output Delay
tOD
-1.6
1
ns
uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR50 (Reference to CLK)
SD6
uSDHC Input Setup Time
tISU
2.4
—
ns
SD7
uSDHC Input Hold Time
tIH
1.5
—
ns
uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR104 (Reference to CLK)[3]
SD8
uSDHC Input Data Window
tODW
0.5 x tCLK
—
ns
[1] Input timing assumes an input signal slew rate of 1 ns (20%/80%).
[2] Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace
on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the RDSON of the I/O pad
output driver.
[3] Data window in SDR100 mode is variable.
NXP Semiconductors
IMX93CEC
i.MX 93 Applications Processors Data Sheet for Commercial Products
IMX93CEC
All information provided in this document is subject to legal disclaimers.
© 2026 NXP B.V. All rights reserved.
Product data sheet
Rev. 7 — 12 February 2026
Document feedback
55 / 123



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com