Electronic Components Datasheet Search
  English  ▼

X  

IMX93CEC Datasheet(PDF) 35 Page - NXP Semiconductors

Part # IMX93CEC
Description  i.MX 93 Applications Processors Data Sheet for Commercial Products
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX93CEC Datasheet(HTML) 35 Page - NXP Semiconductors

Back Button IMX93CEC Datasheet HTML 31Page - NXP Semiconductors IMX93CEC Datasheet HTML 32Page - NXP Semiconductors IMX93CEC Datasheet HTML 33Page - NXP Semiconductors IMX93CEC Datasheet HTML 34Page - NXP Semiconductors IMX93CEC Datasheet HTML 35Page - NXP Semiconductors IMX93CEC Datasheet HTML 36Page - NXP Semiconductors IMX93CEC Datasheet HTML 37Page - NXP Semiconductors IMX93CEC Datasheet HTML 38Page - NXP Semiconductors IMX93CEC Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 123 page
background image
Table 32. JTAG Timing[1],[2]
ID
Parameter
All Frequencies
Unit
Min
Max
SJ0
JTAG_TCK frequency of operation[3],[4]
—
50
MHz
SJ1
JTAG_TCK cycle time in crystal mode
20
—
ns
SJ2
JTAG_TCK clock pulse width measured at VM[5]
10
—
ns
SJ3
JTAG_TCK rise and fall times
—
3
ns
SJ4
Boundary scan input data set-up time
15
—
ns
SJ5
Boundary scan input data hold time
15
—
ns
SJ6
JTAG_TCK low to output data valid
—
600
ns
SJ7
JTAG_TCK low to output high impedance
—
600
ns
SJ8
JTAG_TMS, JTAG_TDI data set-up time
5
—
ns
SJ9
JTAG_TMS, JTAG_TDI data hold time
5
—
ns
SJ10
JTAG_TCK low to JTAG_TDO data valid
—
14
ns
SJ11
JTAG_TCK low to JTAG_TDO high impedance
—
14
ns
SJ14
JTAG_TCK low to JTAG_TDO data invalid
1
—
ns
[1] Input timing assumes an input signal slew rate of 3 ns (20%/80%).
[2] Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 Ω, unterminated, 5-inch microstrip trace on
standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance of the transmission line can be equal to the selected RDSON
of the I/O pad output driver.
[3] TDC = target frequency of JTAG
[4] 50 MHz frequency is for the JTAG debug interface. For boundary scan, the maximum TCK frequency is 10 MHz.
[5] VM = mid-point voltage
4.8.4 SWD timing parameters
The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.
Figure 13 depicts the SWD timing.
NXP Semiconductors
IMX93CEC
i.MX 93 Applications Processors Data Sheet for Commercial Products
IMX93CEC
All information provided in this document is subject to legal disclaimers.
© 2026 NXP B.V. All rights reserved.
Product data sheet
Rev. 7 — 12 February 2026
Document feedback
35 / 123



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com