Electronic Components Datasheet Search
  English  ▼

X  

IMX93CEC Datasheet(PDF) 40 Page - NXP Semiconductors

Part # IMX93CEC
Description  i.MX 93 Applications Processors Data Sheet for Commercial Products
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX93CEC Datasheet(HTML) 40 Page - NXP Semiconductors

Back Button IMX93CEC Datasheet HTML 36Page - NXP Semiconductors IMX93CEC Datasheet HTML 37Page - NXP Semiconductors IMX93CEC Datasheet HTML 38Page - NXP Semiconductors IMX93CEC Datasheet HTML 39Page - NXP Semiconductors IMX93CEC Datasheet HTML 40Page - NXP Semiconductors IMX93CEC Datasheet HTML 41Page - NXP Semiconductors IMX93CEC Datasheet HTML 42Page - NXP Semiconductors IMX93CEC Datasheet HTML 43Page - NXP Semiconductors IMX93CEC Datasheet HTML 44Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 123 page
background image
[7] This value represents a corner point in a piecewise linear curve.
4.9.1.4 MIPI LP-RX specifications
Table 41. MIPI low power receiver DC specifications
Symbol
Parameter
Min
Typ
Max
Unit
VIH
Logic 1 input voltage
740
—
—
mV
VIL
Logic 0 input voltage, not in ULP state
—
—
550
mV
VIL-ULPS
Logic 0 input voltage, ULP state
—
—
300
mV
VHYST
Input hysteresis
25
—
—
mV
Table 42. MIPI low power receiver AC specifications
Symbol
Parameter
Min
Typ
Max
Unit
eSPIKE[1],[2]
Input pulse rejection
—
—
300
V.ps
TMIN-RX[3]
Minimum pulse width response
20
—
—
ns
VINT
Peak Interference amplitude
—
—
200
mV
fINT
Interference frequency
450
—
—
MHz
[1] Time-voltage integration of a spike above VIL when in LP-0 state or below VIH when in LP-1 state.
[2] An impulse below this value will not change the receiver state.
[3] An input pulse greater than this value shall toggle the output.
4.9.1.5 MIPI LP-CD specifications
Table 43. MIPI contention detector DC specifications
Symbol
Parameter
Min
Typ
Max
Unit
VIHCD
Logic 1 contention threshold
450
—
—
mV
VILCD
Logic 0 contention threshold
—
—
200
mV
4.9.2 LCD Controller (LCDIF) timing parameters
The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.
Figure 14 shows the LCDIF timing and Table 44 lists the timing parameters.
NXP Semiconductors
IMX93CEC
i.MX 93 Applications Processors Data Sheet for Commercial Products
IMX93CEC
All information provided in this document is subject to legal disclaimers.
© 2026 NXP B.V. All rights reserved.
Product data sheet
Rev. 7 — 12 February 2026
Document feedback
40 / 123



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com