Electronic Components Datasheet Search
  English  ▼

X  

IMX93CEC Datasheet(PDF) 62 Page - NXP Semiconductors

Part # IMX93CEC
Description  i.MX 93 Applications Processors Data Sheet for Commercial Products
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX93CEC Datasheet(HTML) 62 Page - NXP Semiconductors

Back Button IMX93CEC Datasheet HTML 58Page - NXP Semiconductors IMX93CEC Datasheet HTML 59Page - NXP Semiconductors IMX93CEC Datasheet HTML 60Page - NXP Semiconductors IMX93CEC Datasheet HTML 61Page - NXP Semiconductors IMX93CEC Datasheet HTML 62Page - NXP Semiconductors IMX93CEC Datasheet HTML 63Page - NXP Semiconductors IMX93CEC Datasheet HTML 64Page - NXP Semiconductors IMX93CEC Datasheet HTML 65Page - NXP Semiconductors IMX93CEC Datasheet HTML 66Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 123 page
background image
RMII_REF_CLK
ENET_TX_EN
M16
M17
M18
M19
M20 M21
ENET_RD[1:0]
ENET_TD[1:0]
ENET_RX_ER
ENET_CRS_DV
Figure 31. RMII mode signal timing diagram
Table 66. RMII signal timing[1],[2],[3]
ID
Characteristic
Min.
Max.
Unit
M16
ENET_CLK pulse width high
35%
65%
RMII_REF_CLK
period
M17
RMII_REF_CLK pulse width low
35%
65%
RMII_REF_CLK
period
M18
RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN invalid
2
—
ns
M19
RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN valid
—
14
ns
M20
ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER to
RMII_REF_CLK setup
4
—
ns
M21
RMII_REF_CLK to ENET_RX_DATA[1:0], ENET_CRS_DV,
ENET_RX_ER hold
2
—
ns
[1] The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.
[2] Input timing assumes an input signal slew rate of 3 ns (20%/80%).
[3] Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 5-inch microstrip trace
on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected
RDSON of the I/O pad output driver.
4.12.3.3 MII serial management channel timing (ENET_MDIO and ENET_MDC)
The MDC frequency is designed to be equal to or less than 2.5 MHz to be compatible with the IEEE 802.3 MII specification.
Figure 32 shows MII asynchronous input timings. Table 67 describes the timing parameters (M10–M15) shown in the figure.
NXP Semiconductors
IMX93CEC
i.MX 93 Applications Processors Data Sheet for Commercial Products
IMX93CEC
All information provided in this document is subject to legal disclaimers.
© 2026 NXP B.V. All rights reserved.
Product data sheet
Rev. 7 — 12 February 2026
Document feedback
62 / 123



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com