Electronic Components Datasheet Search
  English  ▼

X  

IMX93CEC Datasheet(PDF) 70 Page - NXP Semiconductors

Part # IMX93CEC
Description  i.MX 93 Applications Processors Data Sheet for Commercial Products
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX93CEC Datasheet(HTML) 70 Page - NXP Semiconductors

Back Button IMX93CEC Datasheet HTML 66Page - NXP Semiconductors IMX93CEC Datasheet HTML 67Page - NXP Semiconductors IMX93CEC Datasheet HTML 68Page - NXP Semiconductors IMX93CEC Datasheet HTML 69Page - NXP Semiconductors IMX93CEC Datasheet HTML 70Page - NXP Semiconductors IMX93CEC Datasheet HTML 71Page - NXP Semiconductors IMX93CEC Datasheet HTML 72Page - NXP Semiconductors IMX93CEC Datasheet HTML 73Page - NXP Semiconductors IMX93CEC Datasheet HTML 74Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 123 page
background image
4.12.7 CAN network AC electrical specifications
The Controller Area Network (CAN) module is a communication controller implementing the CAN protocol according to the
CAN with Flexible Data rate (CAN FD) protocol and the CAN 2.0B protocol specification. The processor has two CAN modules
available. Tx and Rx ports for both modules are multiplexed with other I/O pins. See the IOMUXC chapter of the device reference
manual to see which pins expose Tx and Rx pins; these ports are named CAN_TX and CAN_RX, respectively.
The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.
Please see General purpose I/O (GPIO) AC parameters for timing parameters.
Table 73. CAN-FD electrical specifications
Parameters
FlexCAN (Classical and FD)
Unit
Maximum Baud Rate
8/8
Mbps
TXD Rise time wcs
4/4
ns
TXD Fall time wcs
4/4
ns
RXD Rise time wcs
4/4
ns
RXD Fall time wcs
4/4
ns
TXD
3.3/3.3
V
RXD
3.3/3.3
V
Internal delay wcs
100/50
ns
TX PAD delay wcs
25/25
ns
RX PAD delay wcs
10/10
ns
TX routing delay wcs
5/5
ns
RX routing delay wcs
5/5
ns
Transceiver loop delay wcs
250/250
ns
Total loop delay
395/345
ns
4.12.8 Timer/Pulse width modulator (TPM) timing parameters
This section describes the output timing parameters of the TPM.
The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.
Figure 42 depicts the timing of the PWM, and Table 74 lists the TPM timing parameters.
NXP Semiconductors
IMX93CEC
i.MX 93 Applications Processors Data Sheet for Commercial Products
IMX93CEC
All information provided in this document is subject to legal disclaimers.
© 2026 NXP B.V. All rights reserved.
Product data sheet
Rev. 7 — 12 February 2026
Document feedback
70 / 123



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com