Electronic Components Datasheet Search
  English  ▼

X  

IMX93CEC Datasheet(PDF) 53 Page - NXP Semiconductors

Part # IMX93CEC
Description  i.MX 93 Applications Processors Data Sheet for Commercial Products
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX93CEC Datasheet(HTML) 53 Page - NXP Semiconductors

Back Button IMX93CEC Datasheet HTML 49Page - NXP Semiconductors IMX93CEC Datasheet HTML 50Page - NXP Semiconductors IMX93CEC Datasheet HTML 51Page - NXP Semiconductors IMX93CEC Datasheet HTML 52Page - NXP Semiconductors IMX93CEC Datasheet HTML 53Page - NXP Semiconductors IMX93CEC Datasheet HTML 54Page - NXP Semiconductors IMX93CEC Datasheet HTML 55Page - NXP Semiconductors IMX93CEC Datasheet HTML 56Page - NXP Semiconductors IMX93CEC Datasheet HTML 57Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 123 page
background image
Table 56. HS400 interface timing specification (Low drive mode)[1],[2] ...continued
ID
Parameter
Symbols
Min
Max
Unit
SD2
Clock low time
tCL
3.3
—
ns
SD3
Clock high time
tCH
3.3
—
ns
uSDHC Output/Card Inputs DAT (Reference to SCK)
SD4
Output skew from data of edge of SCK
tOSkew1
0.45
—
ns
SD5
Output skew from edge of SCk to data
tOSkew2
0.45
—
ns
uSDHC Input/Card Outputs DAT (Reference to Strobe)
SD6
uSDHC input skew
tRQ
—
0.45
ns
SD7
uSDHC hold skew
tRQH
—
0.45
ns
[1] Input timing assumes an input signal slew rate of 1 ns (20%/80%).
[2] Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace
on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the RDSON of the I/O pad
output driver.
4.12.1.4 HS200 Mode AC timing
Figure 25 depicts the timing of HS200 mode, Table 57 and Table 58 list the HS200 timing characteristics.
SCK
8-bit output from uSDHC to eMMC
8-bit input from eMMC to uSDHC
SD8
SD5
SD2
SD3
SD1
Figure 25. HS200 timing
Table 57. HS200 interface timing specification (Nominal and Overdrive mode)[1],[2]
ID
Parameter
Symbols
Min
Max
Unit
Card Input Clock
SD1
Clock Frequency Period
tCLK
5.0
—
ns
SD2
Clock Low Time
tCL
2.2
—
ns
SD3
Clock High Time
tCH
2.2
—
ns
Table continues on the next page...
NXP Semiconductors
IMX93CEC
i.MX 93 Applications Processors Data Sheet for Commercial Products
IMX93CEC
All information provided in this document is subject to legal disclaimers.
© 2026 NXP B.V. All rights reserved.
Product data sheet
Rev. 7 — 12 February 2026
Document feedback
53 / 123



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com