Electronic Components Datasheet Search
  English  ▼

X  

IMX93CEC Datasheet(PDF) 77 Page - NXP Semiconductors

Part # IMX93CEC
Description  i.MX 93 Applications Processors Data Sheet for Commercial Products
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX93CEC Datasheet(HTML) 77 Page - NXP Semiconductors

Back Button IMX93CEC Datasheet HTML 73Page - NXP Semiconductors IMX93CEC Datasheet HTML 74Page - NXP Semiconductors IMX93CEC Datasheet HTML 75Page - NXP Semiconductors IMX93CEC Datasheet HTML 76Page - NXP Semiconductors IMX93CEC Datasheet HTML 77Page - NXP Semiconductors IMX93CEC Datasheet HTML 78Page - NXP Semiconductors IMX93CEC Datasheet HTML 79Page - NXP Semiconductors IMX93CEC Datasheet HTML 80Page - NXP Semiconductors IMX93CEC Datasheet HTML 81Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 123 page
background image
[1] The maximum frequency supported is 56 MHz when NVCC_xxxx operating at 3.3 V.
[2] The actual maximum frequency supported is limited by the FlexSPI
n_MCR0[RXCLKSRC] configuration used, see the FlexSPI SDR input timing specifications.
[3] TCSS and TCSH are configured by the FlexSPIn_FLSHAxCR1 register. See i.MX 93 Applications Processor Reference Manual (IMX93RM) for more details.
TCSS
TCK
TCSH
T DVO
T DHO
TDVO
TDHO
FLEXSPI_SCLK
FLEXSPI_SSx_B
FLEXSPI_DATA[7:0]
Figure 48. FlexSPI output timing in SDR mode
4.12.9.2.2 DDR mode
Table 90. FlexSPI output timing in DDR mode (Nominal and Overdrive mode)[1]
Symbol
Parameter
Min
Max
Unit
—
Frequency of operation[2]
—
200
MHz
Tck
SCK clock period
5
—
ns
TDVO
Output data valid time
—
1.815
ns
TDHO
Output data hold time
0.615
—
ns
TCSS
Chip select output setup time
(TCSS + 0.5) x
Tck - 0.6
—
ns
TCSH
Chip select output hold time
[3]
(TCSH + 0.5) x
Tck - 0.6
—
ns
[1] These timing specifications are valid only for 1.8 V nominal IO pad supply voltage. see Table 91
[2] The maximum frequency supported is 56 MHz when NVCC_xxxx operating at 3.3 V.
[3] TCSS and TCSH are configured by the FlexSPIn_FLSHAxCR1 register. See i.MX 93 Applications Processor Reference Manual (IMX93RM) for more details.
Table 91. FlexSPI output timing in DDR mode (Low drive mode)
Symbol
Parameter
Min
Max
Unit
—
Frequency of operation[1]
—
133[2]
MHz
Tck
SCK clock period
7.5
—
ns
TDVO
Output data valid time
—
2.75
ns
TDHO
Output data hold time
0.9
—
ns
TCSS
Chip select output setup time[3]
(TCSS + 0.5) x
Tck - 0.9
—
ns
Table continues on the next page...
NXP Semiconductors
IMX93CEC
i.MX 93 Applications Processors Data Sheet for Commercial Products
IMX93CEC
All information provided in this document is subject to legal disclaimers.
© 2026 NXP B.V. All rights reserved.
Product data sheet
Rev. 7 — 12 February 2026
Document feedback
77 / 123



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com