Electronic Components Datasheet Search
  English  ▼

X  

IMX93CEC Datasheet(PDF) 74 Page - NXP Semiconductors

Part # IMX93CEC
Description  i.MX 93 Applications Processors Data Sheet for Commercial Products
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX93CEC Datasheet(HTML) 74 Page - NXP Semiconductors

Back Button IMX93CEC Datasheet HTML 70Page - NXP Semiconductors IMX93CEC Datasheet HTML 71Page - NXP Semiconductors IMX93CEC Datasheet HTML 72Page - NXP Semiconductors IMX93CEC Datasheet HTML 73Page - NXP Semiconductors IMX93CEC Datasheet HTML 74Page - NXP Semiconductors IMX93CEC Datasheet HTML 75Page - NXP Semiconductors IMX93CEC Datasheet HTML 76Page - NXP Semiconductors IMX93CEC Datasheet HTML 77Page - NXP Semiconductors IMX93CEC Datasheet HTML 78Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 123 page
background image
Table 82. FlexSPI input timing in SDR mode where FlexSPI
n_MCR0[RXCLKSRC] = 0x3 (case A2) (Low drive mode)
Symbol
Parameter
Value
Unit
Min
Max
—
Frequency of operation
—
133
MHz
TSCKD
Time from SCK to data valid
—
—
ns
TSCKDQS
Time from SCK to DQS
—
—
ns
TSCKD - TSCKDQS
Time delta between TSCKD and TSCKDQS
-2
2
ns
TSCKD
FLEXSPI_SCLK
FLEXSPI_DATA[7:0]
FLEXSPI_DQS
Internal Sample Clock
TSCKD
TSCKD
TSCKDQS
TSCKDQS
TSCKDQS
Figure 45. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0X3 (case A2)
Note:
Timing shown is based on the memory generating read data on the SCK falling edge and read strobe on the SCK rising edge. The
FlexSPI controller samples read data on a half cycle delayed DQS falling edge.
4.12.9.1.3 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1
Table 83. FlexSPI input timing in DDR mode where FlexSPI
n_MCR0[RXCLKSRC] = 0x0 (Nominal, Overdrive, and Low
drive mode)
Symbol
Parameter
Min
Max
Unit
—
Frequency of operation
—
33
MHz
F1
Setup time for incoming data
6
—
ns
F2
Hold time for incoming data
0
—
ns
Table 84. FlexSPI input timing in DDR mode where FlexSPI
n_MCR0[RXCLKSRC] = 0x1 (Nominal and Overdrive mode)
[1]
Symbol
Parameter
Min
Max
Unit
—
Frequency of operation[2]
—
83
MHz
F1
Setup time for incoming data
1
—
ns
F2
Hold time for incoming data
1
—
ns
[1] These timing specifications are valid only for 1.8 V nominal I/O pad supply voltage. For 3.3 V I/O supply, see Table 85
[2] The maximum frequency supported is 56 MHz when NVCC_xxxx operating at 3.3 V.
NXP Semiconductors
IMX93CEC
i.MX 93 Applications Processors Data Sheet for Commercial Products
IMX93CEC
All information provided in this document is subject to legal disclaimers.
© 2026 NXP B.V. All rights reserved.
Product data sheet
Rev. 7 — 12 February 2026
Document feedback
74 / 123



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com