| Electronic Components Datasheet Search |
|
IMX93CEC Datasheet(PDF) 11 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX93CEC Datasheet(HTML) 11 Page - NXP Semiconductors |
|
11 / 123 page ![]() Table 3. Special signal considerations Signal Name Remarks CLKIN1/CLKIN2 CLKIN1 and CLKIN2 are input pins without internal pull-up and pull-down. An external 10K pull-down resistor is recommended if they are not used. NC These signals are No Connect (NC) and should be unconnected in the application. ONOFF A brief connection to GND in the OFF mode causes the internal power management state machine to change the state to ON. In the ON mode, a brief connection to GND generates an interrupt (intended to be a software-controllable power-down). A connection to GND for a period of time longer than the value configured in the BBNSM_CTRL[BTN_TIMEOUT] causes a forced OFF (PMIC_ON_REQ output “L”), as long as there is no pending RTC alarm event or tamper event. POR_B POR_B has no internal pull-up/down resistor, and requires external pull-up resistor to NVCC_BBSM_1P8. It is recommended that POR_B is properly handled during power up/down. Please see the EVK design for details. RTC_XTALI/RTC_XTALO To hit the exact oscillation frequency, the board capacitors must be reduced to account for the board and chip parasitics. The integrated oscillation amplifier is self-biasing, but relatively weak. Care must be taken to limit the parasitic leakage from RTC_XTALI and RTC_XTALO to either the power or the ground (> 100 MΩ). This de-biases the amplifier and reduces the start-up margin. If you want to feed an external low-frequency clock into RTC_XTALI, the RTC_XTALO pin must remain unconnected or driven by a complementary signal. The logic level of this forcing clock must not exceed the NVCC_BBSM_1P8 level and the frequency shall be < 50 kHz under the typical conditions. XTALI_24M/XTALO_24M The system requires 24 MHz on XTALI/XTALO. The crystal cannot be eliminated by an external 24 MHz oscillator. If this clock is used as a reference for USB, then there are strict frequency tolerance and jitter requirements. See Clock sources and relevant interface specifications chapters for details. 3.1 Unused input and output guidance If a function of the i.MX 93 is not used, the I/Os and power rails of that function can be terminated to reduce overall board power. Table 4 is recommended connectivities for LVDS and other digital I/Os. Table 5 is recommended connectivities for MIPI. Table 6 is recommended connectivities for USB. Table 4. Unused function strapping recommendations Function Ball name Recommendations if unused ADC ADC_IN0, ADC_IN1, ADC_IN2, ADC_IN3 Tie to ground TAMPER TAMPER0, TAMPER1 Tie to ground LVDS LVDS_CLK_P, LVDS_CLK_N, LVDS_Dx_P, LVDS_Dx_N Not connected Table continues on the next page... NXP Semiconductors IMX93CEC i.MX 93 Applications Processors Data Sheet for Commercial Products IMX93CEC All information provided in this document is subject to legal disclaimers. © 2026 NXP B.V. All rights reserved. Product data sheet Rev. 7 — 12 February 2026 Document feedback 11 / 123 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |