Electronic Components Datasheet Search
  English  ▼

X  

IMX93CEC Datasheet(PDF) 58 Page - NXP Semiconductors

Part # IMX93CEC
Description  i.MX 93 Applications Processors Data Sheet for Commercial Products
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX93CEC Datasheet(HTML) 58 Page - NXP Semiconductors

Back Button IMX93CEC Datasheet HTML 54Page - NXP Semiconductors IMX93CEC Datasheet HTML 55Page - NXP Semiconductors IMX93CEC Datasheet HTML 56Page - NXP Semiconductors IMX93CEC Datasheet HTML 57Page - NXP Semiconductors IMX93CEC Datasheet HTML 58Page - NXP Semiconductors IMX93CEC Datasheet HTML 59Page - NXP Semiconductors IMX93CEC Datasheet HTML 60Page - NXP Semiconductors IMX93CEC Datasheet HTML 61Page - NXP Semiconductors IMX93CEC Datasheet HTML 62Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 123 page
background image
Table 61. ENET2 signal mapping[1]...continued
Pad name
RGMII
Alt mode
RMII
Alt mode
Direction
ENET2_RD1
RGMII_RD1
Alt 0
RMII_RD1
Alt 0
I
ENET2_RD2
RGMII_RD2
Alt 0
—
Alt 0
I
ENET2_RD3
RGMII_RD3
Alt 0
—
Alt 0
I
[1] ENET1 is Ethernet QoS with TSN, while ENET2 is Ethernet MAC.
[2] The signal can be either input or output.
4.12.2.2 RMII mode timing
In RMII mode, enet1.RMII_CLK is used as the REF_CLK, which is a 50 MHz ± 50 ppm continuous reference clock.
Figure 27 shows RMII mode timings. Table 62 describes the timing parameters (M16–M21) shown in the figure.
RMII_REF_CLK
ENET_TX_EN
M16
M17
M18
M19
M20 M21
ENET_RD[1:0]
ENET_TD[1:0]
ENET_RX_ER
ENET_CRS_DV
Figure 27. RMII mode signal timing diagram
Table 62. RMII signal timing[1],[2],[3]
ID
Characteristic
Min.
Max.
Unit
M16
ENET_CLK pulse width high
35%
65%
RMII_REF_CLK
period
M17
RMII_REF_CLK pulse width low
35%
65%
RMII_REF_CLK
period
M18
RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN invalid
2
—
ns
M19
RMII_REF_CLK to ENET0_TXD[1:0], ENET_TX_EN valid
—
14
ns
M20
ENET_RX_DATA[1:0], ENET_CRS_DV, ENET_RX_ER to
RMII_REF_CLK setup
4
—
ns
M21
RMII_REF_CLK to ENET_RX_DATA[1:0], ENET_CRS_DV,
ENET_RX_ER hold
2
—
ns
[1] The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.
[2] Input timing assumes an input signal slew rate of 3 ns (20%/80%).
NXP Semiconductors
IMX93CEC
i.MX 93 Applications Processors Data Sheet for Commercial Products
IMX93CEC
All information provided in this document is subject to legal disclaimers.
© 2026 NXP B.V. All rights reserved.
Product data sheet
Rev. 7 — 12 February 2026
Document feedback
58 / 123



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com