Electronic Components Datasheet Search
  English  ▼

X  

OR4 Datasheet(PDF) 51 Page - Lattice Semiconductor

Part # OR4
Description  ORCASeries 4 FPGAs
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

OR4 Datasheet(HTML) 51 Page - Lattice Semiconductor

Back Button OR4 Datasheet HTML 47Page - Lattice Semiconductor OR4 Datasheet HTML 48Page - Lattice Semiconductor OR4 Datasheet HTML 49Page - Lattice Semiconductor OR4 Datasheet HTML 50Page - Lattice Semiconductor OR4 Datasheet HTML 51Page - Lattice Semiconductor OR4 Datasheet HTML 52Page - Lattice Semiconductor OR4 Datasheet HTML 53Page - Lattice Semiconductor OR4 Datasheet HTML 54Page - Lattice Semiconductor OR4 Datasheet HTML 55Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 152 page
background image
Lattice Semiconductor
51
Data Sheet
May, 2006
ORCA Series 4 FPGAs
Microprocessor Interface (continued)
Table 23. Embedded System Bus/MPI Registers
Note: RO = Read Only, R/W = Read/Write
Table 24. Interrupt Register Space Assignments
Note: RO = Read Only, R/W = Read/Write.
For internal system bus, bit 7 is most significant bit, for MPI bit 0 is most significant bit.
Register
Byte
Read/Write Initial Value
Description
00
03-00
RO
—
32-bit device ID
01
07-04
R/W
—
Scratchpad register
02
0B-08
R/W
—
Command register
03
0F-0C
RO
—
Status register
04
13
R/W
—
Interrupt enable register – MPI
12
R/W
—
Interrupt enable register – USER
11
R/W
—
Interrupt enable register – FPSC (unused for FPGAs)
10
RO
—
Interrupt cause register
05
17-14
R/W
—
Readback address register (14 bits)
06
1B-18
RO
—
Readback data register
07
1F-1C
R/W
—
Configuration data register
08
23-20
RO
—
Trap address register
09
27-24
RO
—
Bus error address register
0A
2B-28
RO
—
Interrupt vector 1 predefined by configuration bit stream
0B
2F-2C
RO
—
Interrupt vector 2 predefined by configuration bit stream
0C
33-30
RO
—
Interrupt vector 3 predefined by configuration bit stream
0D
37-34
RO
—
Interrupt vector 4 predefined by configuration bit stream
0E
3B-38
RO
—
Interrupt vector 5 predefined by configuration bit stream
0F
3F-3C
RO
—
Interrupt vector 6 predefined by configuration bit stream
10
43—40
—
—
Top-left PPLL
11
47—44
—
—
Top-left HPLL
14
53—50
—
—
Top-right PPLL
18
63—60
—
—
Bottom-left PPLL
19
67—64
—
—
Bottom-left HPLL
1C
73—70
—
—
Bottom-right PPLL
Byte
bit
Read/Write
Description
13
7-0
R/W
Interrupt Enable Register – MPI
12
7-0
R/W
Interrupt Enable Register – USER
11
7-0
R/W
Interrupt Enable Register – FPSC
10
Interrupt Cause Registers
7
RO
USER_IRQ_GENERAL;
6
RO
USER_IRQ_SLAVE;
5
RO
USER_IRQ_MASTER;
4
RO
CFG_IRQ_DATA;
3
RO
ERR_FLAG 1
2
RO
MPI_IRQ
1
RO
FPSC_IRQ_SLAVE;
0
RO
FPSC_IRQ_MASTER



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com