Electronic Components Datasheet Search
  English  ▼

X  

OR4 Datasheet(PDF) 82 Page - Lattice Semiconductor

Part # OR4
Description  ORCASeries 4 FPGAs
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

OR4 Datasheet(HTML) 82 Page - Lattice Semiconductor

Back Button OR4 Datasheet HTML 78Page - Lattice Semiconductor OR4 Datasheet HTML 79Page - Lattice Semiconductor OR4 Datasheet HTML 80Page - Lattice Semiconductor OR4 Datasheet HTML 81Page - Lattice Semiconductor OR4 Datasheet HTML 82Page - Lattice Semiconductor OR4 Datasheet HTML 83Page - Lattice Semiconductor OR4 Datasheet HTML 84Page - Lattice Semiconductor OR4 Datasheet HTML 85Page - Lattice Semiconductor OR4 Datasheet HTML 86Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 152 page
background image
82
Lattice Semiconductor
Data Sheet
May, 2006
ORCA Series 4 FPGAs
Timing Characteristics (continued)
Table 41. Embedded Block RAM (EBR) Timing Characteristics (512 x 18) Quad-Port RAM Mode
OR4Exx commercial: VDD15 = 1.425 V, VDD33 = 3.0 V, TJ = +85 ˚C
OR4Exx industrial: VDD15 = 1.425 V, VDD33 = 3.0 V, TJ = +100 ˚C
Note: A complete listing of EBR Timing Parameters can be displayed in ispLEVER. This is a sampling of the key timing parameters.
Table 42. Supplemental Logic and Interconnect Cell (SLIC) Timing Characteristics
OR4Exx commercial: VDD15 = 1.425 V, VDD33 = 3.0 V, TJ = +85 ˚C
OR4Exx industrial: VDD15 = 1.425 V, VDD33 = 3.0 V, TJ = +100 ˚C
Note: A complete listing of SLIC Timing Parameters can be displayed in ispLEVER. This is a sampling of the key timing parameters.
Parameter
Symbol
Speed
Unit
-1
-2
-3
Min
Max
Min
Max
Min
Max
Write Operation for RAM Mode:
Maximum Write Clock Frequency
Write Data to Write Clock Setup Time
Write Address to Write Clock Setup Time
EBRWCLK_FRQ
D*_CKW*_SET
A*_CKW*_SET
—
0.39
0.60
200.0
—
—
—
0.37
0.58
217.0
—
—
—
0.34
0.52
225.0
—
—
MHz
ns
ns
Async Read Operation for RAM Mode:
Data Out Valid After Read Address
EBR_RA_DEL
—
4.72
—
4.48
—
4.06
ns
Sync Read Operation for RAM Mode:
Maximum Read Clock Frequency
Read Address to Read Clock Setup Time
(OUTREG Mode)
Read Clock to Data Out (IOREG or OUT-
REG modes)
EBRRCLK_FRQ
AR*_CKR*_SET
CKR*_Q*_DEL
—
0.59
—
200.0
—
2.39
—
0.56
—
217.0
—
2.27
—
0.51
—
225.0
—
2.06
MHz
ns
ns
Parameter
Symbol
Speed
Unit
-1
-2
-3
Min
Max
Min Max Min Max
3-Statable BIDIs
BIDI Buffer Delay
BIDI 3-state Enable/Disable Delay
BUF_DEL
TRI_DEL
—
—
0.35
0.39
—
—
0.35
0.35
—
—
0.32
0.32
ns
ns
Decoder
Decoder Delay (BR[9:8], BL[9:8] to DEC)
DEC_DEL
—
0.89
—
0.81
—
0.73
—



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com