| Electronic Components Datasheet Search |
|
SH7727 Datasheet(PDF) 44 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7727 Datasheet(HTML) 44 Page - Renesas Technology Corp |
|
44 / 1109 page ![]() Rev. 5.00 Dec 12, 2005 page xliv of lxxii Section 20 Serial IO (SIOF) ............................................................................................. 605 20.1 Overview........................................................................................................................... 605 20.1.1 Features................................................................................................................ 605 20.1.2 Block Diagram..................................................................................................... 606 20.1.3 Terminal............................................................................................................... 607 20.1.4 Register Configuration......................................................................................... 607 20.2 Register Description.......................................................................................................... 608 20.2.1 Mode Register (SIMDR)...................................................................................... 608 20.2.2 Clock Select Register (SISCR) ............................................................................ 610 20.2.3 Transmit Data Assign Register (SITDAR) .......................................................... 612 20.2.4 Receive Data Assign Register (SIRDAR)............................................................ 613 20.2.5 Control Command Assign Register (SICDAR) ................................................... 614 20.2.6 Serial Control Register (SICTR).......................................................................... 616 20.2.7 FIFO Control Register (SIFCTR) ........................................................................ 618 20.2.8 Status Register (SISTR)....................................................................................... 620 20.2.9 Interrupt Enable Register (SIIER)........................................................................ 624 20.2.10 Transmit Data Register (SITDR) ......................................................................... 626 20.2.11 Receive Data Register (SIRDR)........................................................................... 627 20.2.12 Transmit Control Data Register (SITCR) ............................................................ 628 20.2.13 Receive Control Data Register (SIRCR).............................................................. 629 20.3 Operation........................................................................................................................... 630 20.3.1 Serial Clock.......................................................................................................... 630 20.3.2 Serial Timing ....................................................................................................... 631 20.3.3 Transmit Data Format .......................................................................................... 632 20.3.4 Register Assignment for Transfer Data................................................................ 634 20.3.5 Control Data Interface.......................................................................................... 637 20.3.6 FIFO..................................................................................................................... 639 20.3.7 Procedures for Transmit or Receive..................................................................... 641 20.3.8 Interrupt ............................................................................................................... 646 20.3.9 Transmit or Receive Timing ................................................................................ 648 20.4 Usage Notes ...................................................................................................................... 652 20.4.1 Notes on Using the SIOF with Versions Previous to the SH7727B..................... 654 Section 21 Analog Front End Interface (AFEIF) ....................................................... 657 21.1 Overview........................................................................................................................... 657 21.1.1 Features................................................................................................................ 657 21.1.2 Block Diagram..................................................................................................... 658 21.1.3 Pin Configuration................................................................................................. 659 21.1.4 Register Configuration......................................................................................... 659 21.2 Register Description.......................................................................................................... 660 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |