Electronic Components Datasheet Search
  English  ▼

X  

7630 Datasheet(PDF) 161 Page - Renesas Technology Corp

Part # 7630
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7630 Datasheet(HTML) 161 Page - Renesas Technology Corp

Back Button 7630 Datasheet HTML 157Page - Renesas Technology Corp 7630 Datasheet HTML 158Page - Renesas Technology Corp 7630 Datasheet HTML 159Page - Renesas Technology Corp 7630 Datasheet HTML 160Page - Renesas Technology Corp 7630 Datasheet HTML 161Page - Renesas Technology Corp 7630 Datasheet HTML 162Page - Renesas Technology Corp 7630 Datasheet HTML 163Page - Renesas Technology Corp 7630 Datasheet HTML 164Page - Renesas Technology Corp 7630 Datasheet HTML 165Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 161 / 238 page
background image
APPLICATION
2.7 Watchdog timer
2-95
7630 Group User’s Manual
Fig. 2.7.2 Set-up procedure of watchdog timer
2.7.3 Watchdog timer procedure
Figure 2.7.2 shows the set-up procedure of watchdog timer.
RESET
Initialization
WDT [Address: 002E16]
CPUM [Address: 000016]
00000X002
X0XXXXXX2
X : These bits are not used in this application.
Please set these bits to “0” or “1” appropriately.
•
φ = f(XIN) divided by 2 (high-speed mode)
• The watchdog timer starts counting down.
Main processing
WDT [Address: 002E16]
X0XXXXXX2
Watchdog timer interrupt processing routine
Software reset
• The watchdog timer counters are set to the initial values
by this writing:
WDH is set to “7F16”.
WDL is set to “F16”.
• If a microcomputer runs away because of noise or others,
the watchdog timer is not initialized, and underflows.
Then the watchdog timer occurs, reset the software.
2.7.2 Watchdog timer cycle
The watchdog timer cycle varies depending on the internal clock
φ and the frequency division ratio of the
prescaler selected.
Table 2.7.1 shows the watchdog timer cycle.
Table 2.7.1 Watchdog timer cycle
f(XIN)
Internal clock selection bit
Upper byte count source selection bit
Period
(bit 6 of CPU mode register[address: 000016])
(bit 7 of Watchdog timer register[address: 002E16])
0
0
Approx. 104.9 ms
10 MHz
(
φ = f(XIN)/2 = 5 MHz)
1
Approx.
6.6 ms
1
0
Approx. 419.4 ms
(
φ = f(XIN)/8 = 1.25 MHz)
1
Approx.
26.2 ms
0
0
Approx. 131.1 ms
8 MHz
(
φ = f(XIN)/2 = 4 MHz)
1
Approx.
8.2 ms
1
0
Approx. 524.3 ms
(
φ = f(XIN)/8 = 1 MHz)
1
Approx.
32.8 ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com