| Electronic Components Datasheet Search |
|
78M6612-IM/F/P Datasheet(PDF) 43 Page - Teridian Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
78M6612-IM/F/P Datasheet(HTML) 43 Page - Teridian Semiconductor Corporation |
|
43 / 111 page ![]() DS_6612_001 78M6612 Data Sheet Rev. 1.2 43 1.5.7 Digital I/O The device includes up to 18 pins (QFN 68 package) or 16 pins (LQFP 64 package) of general purpose digital I/O. These pins are compatible with 5V inputs (no current-limiting resistors are needed). Some of them are dedicated DIO (DIO3), some are dual-function that can alternatively be used as LCD drivers (DIO4-11, 14-17, 19-21) and some share functions with the optical port (DIO1, DIO2). On reset or power-up, all DIO pins are inputs until they are configured for the desired direction under MPU control. The pins are configured by the DIO registers and by the five bits of the LCD_NUM register (located in I/O RAM). Once declared as DIO, each pin can be configured independently as an input or output with the DIO_DIRn bits. A 3-bit configuration word, DIO_Rx, can be used for certain pins, when configured as DIO, to individually assign an internal resource such as an interrupt or a timer control. Table 38 lists the direction registers and configurability associated with each group of DIO pins. Table 39 shows the con- figuration for a DIO pin through its associated bit in its DIO_DIR register. Tables showing the relationship between LCD_NUM and the available segment/DIO pins can be found in the Applications section and in Section 4.3 I/O Description under LCD_NUM[4:0]. Table 38: Data/Direction Registers and Internal Resources for DIO Pin Groups DIO x 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 Pin no. (64 LQFP) – 5 7 3 – 3 6 3 7 3 8 3 9 4 0 4 1 4 2 4 3 – – 2 0 2 1 Pin no. (68 QFN) – 6 0 3 5 3 9 4 0 4 1 4 2 4 3 4 4 4 5 4 6 – – 2 1 2 2 Data Register – 1 2 3 4 5 6 7 0 1 2 3 – – 6 7 – DIO1=P1 Direction Register (SFR 0x90) – 1 2 3 4 5 6 7 0 1 2 3 – – 6 7 – DIO_DIR1 (SFR 0x91) Internal Resources Configurable – Y Y Y Y Y Y Y Y Y Y Y – – – – DIO 16 1 7 1 8 1 9 2 0 2 1 2 2 2 3 Pin no. (64 LQFP) 22 1 2 – 2 3 4 4 – – – Pin no. (68 QFN) 23 1 3 – 2 4 4 7 6 8 Data Register 0 1 – 3 4 5 – – DIO2=P2 Direction Register (SFR 0xA0) 0 1 – 3 4 5 – – DIO_DIR2 Internal Resources Configurable (SFR 0xA1) N N – N N N – – |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |