82G33 datasheet(145/437 Pages) INTEL

145 / 437 page

DRAM Controller Registers (D0:F0)

Datasheet

145

5.2.20

C1DRA01—Channel 1 DRAM Rank 0,1 Attributes

B/D/F/Type:

0/0/0/MCHBAR

Address Offset:

608–609h

Default Value:

0000h

Access:

RW/L

Size:

16 bits

The operation of this register is detailed in the description for register C0DRA01.

Bit

Access &

Default

Description

15:8

RW/L

00h

Channel 1 DRAM Rank-1 Attributes (C1DRA1): See C0DRA1

This register is locked by ME stolen Memory lock.

7:0

RW/L

00h

Channel 1 DRAM Rank-0 Attributes (C1DRA0): See C0DRA0

This register is locked by ME stolen Memory lock.

5.2.21

C1DRA23—Channel 1 DRAM Rank 2,3 Attributes

B/D/F/Type:

0/0/0/MCHBAR

Address Offset:

60A–60Bh

Default Value:

0000h

Access:

RW/L

Size:

16 bits

The operation of this register is detailed in the description for register C0DRA01.

Bit

Access &

Default

Description

15:8

RW/L

00h

Channel 1 DRAM Rank-3 Attributes (C1DRA3): See C0DRA3

This register is locked by ME stolen Memory lock.

7:0

RW/L

00h

Channel 1 DRAM Rank-2 Attributes (C1DRA2): See C0DRA2

This register is locked by ME stolen Memory lock.

82G33 Datasheet(PDF) 145 Page - Intel Corporation

82G33 Datasheet(HTML) 145 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL