Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 147 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 147 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 143Page - Intel Corporation 82G33 Datasheet HTML 144Page - Intel Corporation 82G33 Datasheet HTML 145Page - Intel Corporation 82G33 Datasheet HTML 146Page - Intel Corporation 82G33 Datasheet HTML 147Page - Intel Corporation 82G33 Datasheet HTML 148Page - Intel Corporation 82G33 Datasheet HTML 149Page - Intel Corporation 82G33 Datasheet HTML 150Page - Intel Corporation 82G33 Datasheet HTML 151Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 437 page
background image
DRAM Controller Registers (D0:F0)
Datasheet
147
5.2.23
C1CYCTRKACT—Channel 1 CYCTRK ACT
B/D/F/Type:
0/0/0/MCHBAR
Address Offset:
652–655h
Default Value:
00000000h
Access:
RO, RW
Size:
32 bits
This register provides Channel 1 CYCTRK ACT.
Bit
Access &
Default
Description
31:28
RO
0h
Reserved
27:22
RW
000000b
ACT Window Count (C1sd_cr_act_windowcnt): This field indicates
the window duration (in DRAM clocks) during which the controller
counts the # of activate commands which are launched to a particular
rank. If the number of activate commands launched within this window
is greater than 4, then a check is implemented to block launch of
further activates to this rank for the rest of the duration of this
window.
21
RW
0b
Max ACT Check Disable (C1sd_cr_maxact_dischk): This field
disenables the check which ensures that there are no more than four
activates to a particular rank in a given window.
20:17
RW
0000b
ACT to ACT Delayed (C1sd_cr_act_act[): This field indicates the
minimum allowed spacing (in DRAM clocks) between two ACT
commands to the same rank. This field corresponds to tRRD in the DDR
Specification.
16:13
RW
0000b
PRE to ACT Delayed (C1sd_cr_pre_act): This field indicates the
minimum allowed spacing (in DRAM clocks) between the PRE and ACT
commands to the same rank-bank:12:9R/W0000bPRE-ALL to ACT
Delayed (C1sd_cr_preall_act): This configuration register indicates the
minimum allowed spacing (in DRAM clocks) between the PRE-ALL and
ACT commands to the same rank. This field corresponds to tRP in the
DDR Specification.
12:9
RW
0h
ALLPRE to ACT Delay (C1sd_cr_preall_act): From the launch of a
Prechargeall command wait for these many # of memory clocks before
launching a activate command. This field corresponds to tPALL_RP.
8:0
RW
00000000
0b
REF to ACT Delayed (C1sd_cr_rfsh_act): This field indicates the
minimum allowed spacing (in DRAM clocks) between REF and ACT
commands to the same rank. This field corresponds to tRFC in the DDR
Specification.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com