Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 160 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 160 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 156Page - Intel Corporation 82G33 Datasheet HTML 157Page - Intel Corporation 82G33 Datasheet HTML 158Page - Intel Corporation 82G33 Datasheet HTML 159Page - Intel Corporation 82G33 Datasheet HTML 160Page - Intel Corporation 82G33 Datasheet HTML 161Page - Intel Corporation 82G33 Datasheet HTML 162Page - Intel Corporation 82G33 Datasheet HTML 163Page - Intel Corporation 82G33 Datasheet HTML 164Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 437 page
background image
DRAM Controller Registers (D0:F0)
160
Datasheet
5.2.39
EPDCKECONFIGREG—EPD CKE Related Configuration
Register
B/D/F/Type:
0/0/0/MCHBAR
Address Offset:
A28–A2Ch
Default Value:
00E0000000h
Access:
RW
Size:
40 bits
BIOS Optimal Default
0h
This register provides CKE related configuration for EPD.
Bit
Access &
Default
Description
39:35
RW
00000b
EPDunit TXPDLL Count (EPDTXPDLL): This field specifies the
delay from precharge power down exit to a command that requires the
DRAM DLL to be operational. The commands are read/write.
34:32
RW
000b
EPDunit TXP count (EPDCKETXP): This field specifies the timing
requirement for Active power down exit or fast exit pre-charge power
down exit to any command or slow exit pre-charge power down to
Non-DLL (rd/wr/odt) command.
31:29
RW
111b
Mode Select (sd0_cr_sms): This field indicates the mode in which
the controller is operating in.
111 = Indicates normal mode of operation, else special mode of
operation.
28:27
RW
00b
EPDunit EMRS command select. (EPDEMRSSEL): EMRS mode to
select BANK address.
01 = EMRS
10 = EMRS2
11 = EMRS3
26:24
RW
000b
CKE pulse width requirement in high phase
(sd0_cr_cke_pw_hl_safe): This field indicates CKE pulse width
requirement in high phase.
23:20
RW
0h
one-hot active rank population (ep_scr_actrank): This field
indicates the active rank in a one hot manner
19:17
RW
000b
CKE pulse width requirement in low phase
(sd0_cr_cke_pw_lh_safe): This field indicates CKE pulse width
requirement in low phase.
16:15
RO
0h
Reserved
14
RW
0b
EPDunit MPR mode (EPDMPR): MPR Read Mode
1 = MPR mode
0 = Normal mode
In MPR mode, only read cycles must be issued by Firmware. Page
Results are ignored by DCS and just issues the read chip select.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com