82G33 datasheet(167/437 Pages) INTEL

167 / 437 page

DRAM Controller Registers (D0:F0)

Datasheet

167

Bit

Access &

Default

Description

Note: During boot, all other thermometer mode registers (except

lock bits) should be programmed appropriately before enabling

the Thermometer Mode.

Clock used is the memory command clock (i.e., ep_mcclk).

Note: The same legacy thermal sensor design in prior (G)MCHs has

been used in this design. However, the thermal sensor logic

runs in a memory command clock domain that is ½ the

frequency of the memory clock used in prior designs. Hence

the period counted for the thermal sensor settling time has

doubled for the same settings, compared to prior (G)MCHs.

Thus the thermal sensor programming should be updated to

maintain the same thermometer rate count as in prior

(G)MCHs.

Lockable via TCO bit 7.

0000 = Thermometer mode disabled (i.e., analog sensor mode)

0001 = enabled, 512 clock mode

0010 = enabled, 1024 clock mode

(normal Thermometer mode operation, for DDR 667/800)

provides ~6.14 us settling time @ 167 MHz ep_mcclk (DDR 667)

provides ~5.12 us settling time @ 200 MHz ep_mcclk (DDR 800)

provides ~3.84 us settling time @ 267 MHz ep_mcclk (DDR 1066)

0011 = enabled, 1536 clock mode

(normal Thermometer mode operation, for DDR 1066)

provides ~9.22 us settling time @ 167 MHz ep_mcclk (DDR 667)

provides ~7.68 us settling time @ 200 MHz ep_mcclk (DDR 800)

provides ~5.76 us settling time @ 267 MHz ep_mcclk (DDR 1066)

provides ~4.61 us settling time @ 333 MHz ep_mcclk (DDR 1333)

0100 = enabled, 2048 clock mode

(normal Thermometer mode operation, for DDR 1333)

provides ~15.36 us settling time @ 133 MHz ep_mcclk (DDR 533)

provides ~12.29 us settling time @ 167 MHz ep_mcclk (DDR 667)

provides ~10.24 us settling time @ 200 MHz ep_mcclk (DDR 800)

provides ~7.68 us settling time @ 267 MHz ep_mcclk (DDR 1066)

0101 = enabled, 3072 clock mode

0110 = enabled, 4096 clock mode

0111 = enabled, 6144 clock mode

all other permutations are reserved

1111 = enabled, 4 clock mode (for testing digital logic)

NOTE: The settling time for DAC and Thermal Diode is between 2 and

5 us. To meet this requirement the SE value must be

programmed to be 5 us or more. Recommendation is to use:

“0010” setting for DDR 667/800 and “0011” setting for DDR

1066.

82G33 Datasheet(PDF) 167 Page - Intel Corporation

82G33 Datasheet(HTML) 167 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL