Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 199 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 199 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 195Page - Intel Corporation 82G33 Datasheet HTML 196Page - Intel Corporation 82G33 Datasheet HTML 197Page - Intel Corporation 82G33 Datasheet HTML 198Page - Intel Corporation 82G33 Datasheet HTML 199Page - Intel Corporation 82G33 Datasheet HTML 200Page - Intel Corporation 82G33 Datasheet HTML 201Page - Intel Corporation 82G33 Datasheet HTML 202Page - Intel Corporation 82G33 Datasheet HTML 203Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 199 / 437 page
background image
PCI Express* Registers (D1:F0)
Datasheet
199
6.1.24
BCTRL1—Bridge Control
B/D/F/Type:
0/1/0/PCI
Address Offset:
3E–3Fh
Default Value:
0000h
Access:
RO, RW
Size:
16 bits
This register provides extensions to the PCICMD1 register that are specific to PCI-to-
PCI bridges. The BCTRL provides additional control for the secondary interface (i.e.,
PCI Express) as well as some bits that affect the overall behavior of the "virtual" Host-
PCI Express bridge in the (G)MCH (e.g., VGA compatible address ranges mapping).
Bit
Access &
Default
Description
15:12
RO
0h
Reserved
11
RO
0b
Discard Timer SERR# Enable (DTSERRE): Not Applicable or
Implemented. Hardwired to 0.
10
RO
0b
Discard Timer Status (DTSTS): Not Applicable or Implemented.
Hardwired to 0.
9
RO
0b
Secondary Discard Timer (SDT): Not Applicable or Implemented.
Hardwired to 0.
8
RO
0b
Primary Discard Timer (PDT): Not Applicable or Implemented.
Hardwired to 0.
7
RO
0b
Fast Back-to-Back Enable (FB2BEN): Not Applicable or
Implemented. Hardwired to 0.
6
RW
0b
Secondary Bus Reset (SRESET): Setting this bit triggers a hot reset
on the corresponding PCI Express Port. This will force the LTSSM to
transition to the Hot Reset state (via Recovery) from L0, L0s, or L1
states.
5
RO
0b
Master Abort Mode (MAMODE): Does not apply to PCI Express.
Hardwired to 0.
4
RW
0b
VGA 16-bit Decode (VGA16D): Enables the PCI-to-PCI bridge to
provide 16-bit decoding of VGA I/O address precluding the decoding of
alias addresses every 1 KB. This bit only has meaning if bit 3 (VGA
Enable) of this register is also set to 1, enabling VGA I/O decoding and
forwarding by the bridge.
0 = Execute 10-bit address decodes on VGA I/O accesses.
1 = Execute 16-bit address decodes on VGA I/O accesses.
3
RW
0b
VGA Enable (VGAEN): This bit controls the routing of processor
initiated transactions targeting VGA compatible I/O and memory
address ranges.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com