Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 204 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 204 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 200Page - Intel Corporation 82G33 Datasheet HTML 201Page - Intel Corporation 82G33 Datasheet HTML 202Page - Intel Corporation 82G33 Datasheet HTML 203Page - Intel Corporation 82G33 Datasheet HTML 204Page - Intel Corporation 82G33 Datasheet HTML 205Page - Intel Corporation 82G33 Datasheet HTML 206Page - Intel Corporation 82G33 Datasheet HTML 207Page - Intel Corporation 82G33 Datasheet HTML 208Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 437 page
background image
PCI Express* Registers (D1:F0)
204
Datasheet
6.1.29
MSI_CAPID—Message Signaled Interrupts Capability ID
B/D/F/Type:
0/1/0/PCI
Address Offset:
90–91h
Default Value:
A005h
Access:
RO
Size:
16 bits
When a device supports MSI it can generate an interrupt request to the processor by
writing a predefined data item (a message) to a predefined memory address.
Bit
Access &
Default
Description
15:8
RO
A0h
Pointer to Next Capability (PNC): This contains a pointer to the
next item in the capabilities list which is the PCI Express capability.
7:0
RO
05h
Capability ID (CID): Value of 05h identifies this linked list item
(capability structure) as being for MSI registers.
6.1.30
MC—Message Control
B/D/F/Type:
0/1/0/PCI
Address Offset:
92–93h
Default Value:
0000h
Access:
RW, RO
Size:
16 bits
System software can modify bits in this register, but the device is prohibited from
doing so.
If the device writes the same message multiple times, only one of those messages is
ensured to be serviced. If all of them must be serviced, the device must not generate
the same message again until the driver services the earlier one.
Bit
Access &
Default
Description
15:8
RO
00h
Reserved
7
RO
0b
64-bit Address Capable (64AC): Hardwired to 0 to indicate that the
function does not implement the upper 32 bits of the Message Address
register and is incapable of generating a 64-bit memory address.
6:4
RW
000b
Multiple Message Enable (MME): System software programs this
field to indicate the actual number of messages allocated to this
device. This number will be equal to or less than the number actually
requested.
The encoding is the same as for the MMC field below.
3:1
RO
000b
Multiple Message Capable (MMC): System software reads this field
to determine the number of messages being requested by this device.
000 = 1 message requested
All others are reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com