ADV7180WBSTZ datasheet(53/120 Pages) AD

53 / 120 page

Data Sheet

ADV7180

Rev. G | Page 53 of 120

SYNC PROCESSING

The ADV7180 has two additional sync processing blocks that

postprocess the raw synchronization information extracted

from the digitized input video. If desired, the blocks can be

disabled via the following two I2C bits: ENHSPLL and

ENVSPROC.

ENHSPLL, Enable HSYNC Processor, Address 0x01[6]

The HSYNC processor is designed to filter incoming HSYNCs that

have been corrupted by noise, providing improved performance

for video signals with stable time bases but poor SNR.

Setting ENHSPLL to 0 disables the HSYNC processor.

Setting ENHSPLL to 1 (default) enables the HSYNC processor.

ENVSPROC, Enable VSYNC Processor, Address 0x01[3]

This block provides extra filtering of the detected VSYNCs to

improve vertical lock.

Setting ENVSPROC to 0 disables the VSYNC processor.

Setting ENVSPROC to 1 (default) enables the VSYNC processor.

VBI DATA DECODE

The following are the two VBI data slicers on the ADV7180: the

VBI data processor (VDP) and the VBI System 2.

The VDP can slice both low bandwidth standards and high

bandwidth standards such as teletext. VBI System 2 can slice

low data rate VBI standards only.

The VDP is capable of slicing multiple VBI data standards on

SD video. It decodes the VBI data on the incoming CVBS and

Y/C or YUV data. The decoded results are available as ancillary

data in output 656 data stream. For low data rate VBI standards

like CC/WSS/CGMS, users can read the decoded data bytes

from the I2C registers.

The VBI data standards that can be decoded by the VDP are

listed in Table 67 and Table 68.

Table 67. PAL

Feature

Standard

Teletext System A, C, or D

ITU-R BT.653

Teletext System B/WST

ITU-R BT.653

Video Programming System (VPS)

ETSI EN 300 231 V 1.3.1

Vertical Interval Time Codes (VITC)

Not applicable

Wide Screen Signaling (WSS)

ITU-R BT.1119-1/

ETSI EN.300294

Closed Captioning (CCAP)

Not applicable

Table 68. NTSC

Feature

Standard

Teletext System B and D

ITU-R BT.653

Teletext System C/NABTS

ITU-R BT.653/EIA-516

Vertical Interval Time Codes (VITC)

Not applicable

Copy Generation Management

System (CGMS)

EIA-J CPR-1204/IEC 61880

Gemstar

Not applicable

Closed Captioning (CCAP)

EIA-608

The VBI data standard that the VDP decodes on a particular

line of incoming video has been set by default as described in

Table 69. This can be overridden manually and any VBI data can

be decoded on any line. The details of manual programming are

described in Table 70.

VDP Default Configuration

The VDP can decode different VBI data standards on a line-to-

line basis. The various standards supported by default on different

lines of VBI are explained in Table 69.

VDP Manual Configuration

MAN_LINE_PGM, Enable Manual Line Programming of

VBI Standards, Address 0x64[7], User Sub Map

The user can configure the VDP to decode different standards on

a line-to-line basis through manual line programming. For this,

the user must set the MAN_LINE_PGM bit. The user must write

into all the line programming registers, VBI_DATA_Px_Ny and

VBI_DATA_Px (see Register 0x64 to Register 0x77 in Table 108).

When MAN_LINE_PGM to 0 (default) is set, the VDP decodes

default standards on lines, as shown in Table 69.

When MAN_LINE_PGM to 1 is set, the VBI standards to be

decoded are manually programmed.

VBI_DATA_Px_Ny[3:0], VBI_DATA_Px[3:0], VBI

Standard to be Decoded on Line X for PAL, Line Y for

NTSC, Address 0x64 to Address 0x77, User Sub Map

These are related 4-bit clusters in Register 0x64 to Register 0x77

of the user sub map. These 4-bit, line programming registers,

VBI_DATA_Px_Ny and VBI_DATA_Px, identify the VBI data

standard that are decoded on Line X in PAL mode or on Line Y

in NTSC mode. The different types of VBI standards decoded

by VBI_DATA_Px_Ny and VBI_DATA_Px are shown in

Table 70. Note that the X or Y value depends on whether the

ADV7180 is in PAL or NTSC mode.

ADV7180WBSTZ Datasheet(PDF) 53 Page - Analog Devices

ADV7180WBSTZ Datasheet(HTML) 53 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL