Electronic Components Datasheet Search
  English  ▼

X  

ADV7180WBSTZ Datasheet(PDF) 80 Page - Analog Devices

Part # ADV7180WBSTZ
Description  10-Bit, 4횞 Oversampling SDTV Video Decoder
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7180WBSTZ Datasheet(HTML) 80 Page - Analog Devices

Back Button ADV7180WBSTZ Datasheet HTML 76Page - Analog Devices ADV7180WBSTZ Datasheet HTML 77Page - Analog Devices ADV7180WBSTZ Datasheet HTML 78Page - Analog Devices ADV7180WBSTZ Datasheet HTML 79Page - Analog Devices ADV7180WBSTZ Datasheet HTML 80Page - Analog Devices ADV7180WBSTZ Datasheet HTML 81Page - Analog Devices ADV7180WBSTZ Datasheet HTML 82Page - Analog Devices ADV7180WBSTZ Datasheet HTML 83Page - Analog Devices ADV7180WBSTZ Datasheet HTML 84Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 120 page
background image
ADV7180
Data Sheet
Rev. E | Page 80 of 120
Address
Reset
Dec Hex Register Name
RW 7
6
5
4
3
2
1
0
Value
(Hex)
155 9B
Letterbox 1
R
LB_LCT[7]
LB_LCT[6]
LB_LCT[5]
LB_LCT[4]
LB_LCT[3]
LB_LCT[2]
LB_LCT[1]
LB_LCT[0]
156 9C
Letterbox 2
R
LB_LCM[7]
LB_LCM[6]
LB_LCM[5]
LB_LCM[4]
LB_LCM[3]
LB_LCM[2]
LB_LCM[1]
LB_LCM[0]
157 9D Letterbox 3
R
LB_LCB[7]
LB_LCB[6]
LB_LCB[5]
LB_LCB[4]
LB_LCB[3]
LB_LCB[2]
LB_LCB[1]
LB_LCB[0]
178 B2
CRC enable
W
CRC_ENABLE
00011100 1C
195 C3
ADC Switch 1
RW Reserved
MUX1[2]
MUX1[1]
MUX1[0]
Reserved
MUX0[2]
MUX0[1]
MUX0[0]
xxxxxxxx 00
196 C4
ADC Switch 2
RW MAN_MUX_EN
Reserved
MUX2[2]
MUX2[1]
MUX2[0]
0xxxxxxx 00
220 DC Letterbox Control 1
RW
LB_TH[4]
LB_TH[3]
LB_TH[2]
LB_TH[1]
LB_TH[0]
10101100 AC
221 DD Letterbox Control 2
RW LB_SL[3]
LB_SL[2]
LB_SL[1]
LB_SL[0]
LB_EL[3]
LB_EL[2]
LB_EL[1]
LB_EL[0]
01001100 4C
222 DE ST Noise Readback 1
R
ST_NOISE_VLD
ST_NOISE[10]
ST_NOISE[9]
ST_NOISE[8]
223 DF ST Noise Readback 2
R
ST_NOISE[7]
ST_NOISE[6]
ST_NOISE[5]
ST_NOISE[4]
ST_NOISE[3]
ST_NOISE[2]
ST_NOISE[1]
ST_NOISE[0]
224 E0
Reserved
225 E1
SD Offset Cb
RW SD_OFF_Cb[7]
SD_OFF_Cb[6]
SD_OFF_Cb[5] SD_OFF_Cb[4]
SD_OFF_Cb[3]
SD_OFF_Cb[2]
SD_OFF_Cb[1]
SD_OFF_Cb[0]
10000000 80
226 E2
SD Offset Cr
RW SD_OFF_Cr[7]
SD_OFF_Cr[6]
SD_OFF_Cr[5] SD_OFF_Cr[4]
SD_OFF_Cr[3]
SD_OFF_Cr[2]
SD_OFF_Cr[1]
SD_OFF_Cr[0]
10000000 80
227 E3
SD Saturation Cb
RW SD_SAT_Cb[7]
SD_SAT_Cb[6]
SD_SAT_Cb[5] SD_SAT_Cb[4]
SD_SAT_Cb[3]
SD_SAT_Cb[2]
SD_SAT_Cb[1]
SD_SAT_Cb[0]
10000000 80
228 E4
SD Saturation Cr
RW SD_SAT_Cr[7]
SD_SAT_Cr[6]
SD_SAT_Cr[5] SD_SAT_Cr[4]
SD_SAT_Cr[3]
SD_SAT_Cr[2]
SD_SAT_Cr[1]
SD_SAT_Cr[0]
10000000 80
229 E5
NTSC V bit begin
RW NVBEGDELO
NVBEGDELE
NVBEGSIGN
NVBEG[4]
NVBEG[3]
NVBEG[2]
NVBEG[1]
NVBEG[0]
00100101 25
230 E6
NTSC V bit end
RW NVENDDELO
NVENDDELE
NVENDSIGN
NVEND[4]
NVEND[3]
NVEND[2]
NVEND[1]
NVEND[0]
00000100 04
231 E7
NTSC F bit toggle
RW NFTOGDELO
NFTOGDELE
NFTOGSIGN
NFTOG[4]
NFTOG[3]
NFTOG[2]
NFTOG[1]
NFTOG[0]
01100011 63
232 E8
PAL V bit begin
RW PVBEGDELO
PVBEGDELE
PVBEGSIGN
PVBEG[4]
PVBEG[3]
PVBEG[2]
PVBEG[1]
PVBEG[0]
01100101 65
233 E9
PAL V bit end
RW PVENDDELO
PVENDDELE
PVENDSIGN
PVEND[4]
PVEND[3]
PVEND[2]
PVEND[1]
PVEND[0]
00010100 14
234 EA
PAL F bit toggle
RW PFTOGDELO
PFTOGDELE
PFTOGSIGN
PFTOG[4]
PFTOG[3]
PFTOG[2]
PFTOG[1]
PFTOG[0]
01100011 63
235 EB
Vblank Control 1
RW NVBIOLCM[1]
NVBIOLCM[0]
NVBIELCM[1]
NVBIELCM[0]
PVBIOLCM[1]
PVBIOLCM[0]
PVBIELCM[1]
PVBIELCM[0]
01010101 55
236 EC
Vblank Control 2
RW NVBIOCCM[1]
NVBIOCCM[0]
NVBIECCM[1] NVBIECCM[0]
PVBIOCCM[1]
PVBIOCCM[0]
PVBIECCM[1]
PVBIECCM[0]
01010101 55
243 F3
AFE_CONTROL 1
RW
AA_FILT_
MAN_OVR
AA_FILT_EN[2]
AA_FILT_EN[1]
AA_FILT_EN[0]
00000000 00
244 F4
Drive strength
RW
DR_STR[1]
DR_STR[0]
DR_STR_C[1]
DR_STR_C[0]
DR_STR_S[1]
DR_STR_S[0]
xx010101 15
248 F8
IF comp control
RW
IFFILTSEL[2]
IFFILTSEL[1]
IFFILTSEL[0]
00000000 00
249 F9
VS mode control
RW
VS_COAST_
MODE[1]
VS_COAST_
MODE[0]
EXTEND_VS_
MIN_FREQ
EXTEND_VS_
MAX_FREQ
00000011 03
251 FB
Peaking control
RW PEAKING_
GAIN[7]
PEAKING_
GAIN[6]
PEAKING_
GAIN[5]
PEAKING_
GAIN[4]
PEAKING_
GAIN[3]
PEAKING_
GAIN[2]
PEAKING_
GAIN[1]
PEAKING_
GAIN[0]
01000000 40
252 FC
Coring threshold
RW DNR_TH2[7]
DNR_TH2[6]
DNR_TH2[5]
DNR_TH2[4]
DNR_TH2[3]
DNR_TH2[2]
DNR_TH2[1]
DNR_TH2[0]
00000100 04
1
This feature applies to the 48-lead, 40-lead, and 32-lead LFCSP only because VS or FIELD is shared on a single pin.
2
This feature applies to the 64-lead and 48-lead LQFP only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com